Specific Process Knowledge/Etch/DRIE-Pegasus/Pegasus-1: Difference between revisions
Line 14: | Line 14: | ||
== Process information == | == Process information == | ||
'''[[Specific Process Knowledge/Etch/DRIE-Pegasus/StandardRecipes|Standard recipes]]''' | '''[[Specific Process Knowledge/Etch/DRIE-Pegasus/StandardRecipes|Standard recipes]]''' |
Revision as of 13:39, 26 June 2018
Feedback to this page: click here
DRIE-Pegasus 1
The user manual(s), quality control procedure(s) and results, user APV(s), technical information and contact information can be found in LabManager:
Equipment info in LabManager
Process information
Hardware changes
A few hardware modifications have been made on the Pegasus since it was installed in 2010. The changes are listed below.
Other etch processes
More processes, such as for DUV resist, are currently being developed, but they are not quite 'ready for publication' at LabAdviser so please contact Jonas (mailto:jml@danchip.dtu.dk) for more information.
Advanced Processing - Henri Jansen style
- Etch high aspect ratio silicon microstructures
- Etch 3 dimensional silicon microstructures
- Etch black silicon
- Using OES to monitor etch process
Wafer bonding
To find information on how to bond wafers or chips to a carrier wafer, click here.
Acceptance test
The instrument was opened for users in April 2010 when the acceptance test was signed. This was based on the performance of five standard recipes (A, B, C, D and SOI) that are further examined below. The acceptance test report is found here.
Characterisation of etched trenches
Comparing differences in etched trenches requires a set of common parameters for each trench. Click here to find more information about the parameters used on the DRIE-Pegasus process development.
Material from SPTS
Internal Danchip Process log
Process log at Danchip [1]