Jump to content

Specific Process Knowledge/Etch/DRIE-Pegasus: Difference between revisions

Jmli (talk | contribs)
Jmli (talk | contribs)
Line 49: Line 49:


*[[Specific Process Knowledge/Etch/DRIE-Pegasus/Claritas|Addition of a Claritas optical endpoint system in June 2018]]
*[[Specific Process Knowledge/Etch/DRIE-Pegasus/Claritas|Addition of a Claritas optical endpoint system in June 2018]]
'''Other etch processes'''
*[[Specific Process Knowledge/Etch/DRIE-Pegasus/nanoetch|Nanostructure etches including nano1.42]]
*[[Specific Process Knowledge/Etch/DRIE-Pegasus/DUVetch|Etch processes with DUV masks]]
*[[Specific Process Knowledge/Etch/DRIE-Pegasus/Barc|BARC etches]]
*[[Specific Process Knowledge/Etch/DRIE-Pegasus/Isotropic|Isotropic etches]]
More processes, such as for DUV resist, are currently being developed, but they are not quite 'ready for publication' at LabAdviser so please contact Jonas (mailto:jml@danchip.dtu.dk) for more information.
<!--  *[[Specific Process Knowledge/Etch/DRIE-Pegasus/slopedsidewalls|Etches that produce positively sloped sidewalls for imprinting purposes]] -->
<!-- *[[Specific Process Knowledge/Etch/DRIE-Pegasus/Waferthinning| Maskless reduction of wafer thicknesses]] -->
<!-- *[[Specific Process Knowledge/Etch/DRIE-Pegasus/VeeryDeeep| Very deep etching]] -->
'''Advanced Processing - Henri Jansen style'''
* [[/Etch high aspect ratio silicon microstructures|Etch high aspect ratio silicon microstructures ]]
* [[/Etch 3 dimensional silicon microstructures|Etch 3 dimensional silicon microstructures]]
* [[/Etch black silicon|Etch black silicon]]
* [[/Using OES to monitor etch process|Using OES to monitor etch process]]


'''Wafer bonding'''
'''Wafer bonding'''
Line 79: Line 54:
To find information on how to bond wafers or chips to a carrier wafer, click [[Specific Process Knowledge/Etch/DryEtchProcessing/Bonding| here]].
To find information on how to bond wafers or chips to a carrier wafer, click [[Specific Process Knowledge/Etch/DryEtchProcessing/Bonding| here]].


'''Acceptance test'''
The instrument was opened for users in April 2010 when the acceptance test was signed. This was based on the performance of five standard recipes (A, B, C, D and SOI) that are further examined below. The acceptance test report is found [[Media:Pegasus_AcceptanceTest.pdf|here]].


'''Characterisation of etched trenches'''
'''Characterisation of etched trenches'''
Line 92: Line 64:


*[[Specific Process Knowledge/Etch/DRIE-Pegasus/FAQ|Miscellaneous information]]
*[[Specific Process Knowledge/Etch/DRIE-Pegasus/FAQ|Miscellaneous information]]
'''Internal Danchip Process log'''
Process log at Danchip [http://labintra.danchip.dtu.dk/index.php/Main_Page/Process_Logs/jmli/Pegasus]


==Equipment performance and process related parameters==
==Equipment performance and process related parameters==