Specific Process Knowledge/Thermal Process/C3 Anneal-bond furnace: Difference between revisions
New page: ==C3 Furnace Anneal Bond== thumb|300x300px|C2 Furnace Anneal Bond: positioned in cleanroom 2 C3 Furnace Anneal Bond is a Tempress horizontal furnace for oxidation and ... |
|||
Line 22: | Line 22: | ||
!style="background:silver; color:black" align="left"|Performance | !style="background:silver; color:black" align="left"|Performance | ||
|style="background:LightGrey; color:black"|Film thickness||style="background:WhiteSmoke; color:black"| | |style="background:LightGrey; color:black"|Film thickness||style="background:WhiteSmoke; color:black"| | ||
*Dry SiO<sub>2</sub>: | *Dry SiO<sub>2</sub>: 50Å to ~2000Å (takes too long to make it thicker) | ||
*Wet SiO<sub>2</sub>: | *Wet SiO<sub>2</sub>: 50Å to ~5µm ((takes too long to make it thicker) | ||
|- | |- | ||
!style="background:silver; color:black" align="left"|Process parameter range | !style="background:silver; color:black" align="left"|Process parameter range |
Revision as of 08:37, 27 February 2008
C3 Furnace Anneal Bond
C3 Furnace Anneal Bond is a Tempress horizontal furnace for oxidation and annealing of silicon wafers.
This furnace is the second furnace tube in the furnace C-stack positioned in cleanroom 2. The furnaces are the cleanest process chambers in the cleanroom. In this furnace it is allowed to enter wafers that comes directly from bonding in EVG NIL (assuming they were very clean when entering EVG NIL). Check the cross contamination chart. If you are in doubt, please ask one from the furnace team.
Process knowledge
Purpose | Oxidation and annealing | Oxidation:
|
---|---|---|
Performance | Film thickness |
|
Process parameter range | Process Temperature |
|
. | Process pressure |
|
. | Gas flows |
|
Substrates | Batch size |
|
. | Substrate material allowed |
|