Specific Process Knowledge/Lithography/UVExposure: Difference between revisions
| Line 163: | Line 163: | ||
== III-V Aligner == | == III-V Aligner == | ||
'''Feedback to this section''': '''[mailto:labadviser@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Lithography/Coaters#III-V_Aligner click here]''' | |||
The SÜSS MicroTec MA1006 mask aligner located in the III-V cleanroom is dedicated for processing of III-V compound semiconductors. | The SÜSS MicroTec MA1006 mask aligner located in the III-V cleanroom is dedicated for processing of III-V compound semiconductors. | ||