Specific Process Knowledge/Etch/DRIE-Pegasus/Pegasus-4: Difference between revisions

From LabAdviser
Bghe (talk | contribs)
No edit summary
Bghe (talk | contribs)
No edit summary
Line 37: Line 37:


To find information on how to bond wafers or chips to a carrier wafer, click [[Specific Process Knowledge/Etch/DryEtchProcessing/Bonding| here]].
To find information on how to bond wafers or chips to a carrier wafer, click [[Specific Process Knowledge/Etch/DryEtchProcessing/Bonding| here]].
'''Internal Nanolab Process log for Pegasus 4'''
Process log at Nanolab [http://labintra.nanolab.dtu.dk/index.php/Main_Page/Process_Logs/bghe/Pegasus4]

Revision as of 11:19, 3 February 2023

Feedback to this page: click here
Unless otherwise stated, this page is written by DTU Nanolab internal

Pegasus 4 - 150mm silicon oxide and silicon nitride etching

The tool is already installed and ready to process. You still have to make manual alignment in the cassette.

The DRIE-Pegasus3 and DRIE-Pegasus4 operator station and cassette loading stations


The user manual(s), quality control procedure(s) and results, user APV(s) are not available, technical information and contact information can be found in LabManager:

Equipment info in LabManager

Process information

Standard recipes

Hardware changes

A few hardware modifications have been made on the Pegasus 3/4 since it was installed in 2019. The changes are listed below.


Wafer bonding

To find information on how to bond wafers or chips to a carrier wafer, click here.