Specific Process Knowledge/Etch/Etching of Silicon Oxide: Difference between revisions
(34 intermediate revisions by 5 users not shown) | |||
Line 1: | Line 1: | ||
'''Unless anything else is stated, everything on this page, text and pictures are made by DTU Nanolab.''' | |||
'''All links to Kemibrug (SDS) and Labmanager Including APV and QC requires login.''' | |||
'''Feedback to this page''': '''[mailto:labadviser@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Etch/Etching_of_Silicon_Oxide click here]''' | '''Feedback to this page''': '''[mailto:labadviser@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Etch/Etching_of_Silicon_Oxide click here]''' | ||
<!-- Replace "http://labadviser.danchip.dtu.dk/..." with the link to the Labadviser page--> | <!-- Replace "http://labadviser.danchip.dtu.dk/..." with the link to the Labadviser page--> | ||
== Comparing silicon oxide etch methods at | == Comparing silicon oxide etch methods at DTU Nanolab == | ||
There are a broad varity of silicon oxide etch methods at | There are a broad varity of silicon oxide etch methods at DTU Nanolab. The methodes are compared here to make it easier for you to compare and choose the one that suits your needs. | ||
*[[Specific Process Knowledge/Etch/Wet Silicon Oxide Etch (BHF)|Wet Silicon Oxide Etch]] | *[[Specific Process Knowledge/Etch/Wet Silicon Oxide Etch (BHF)|Wet Silicon Oxide Etch]] | ||
*[[/ | |||
*[[Specific_Process_Knowledge/Etch/III-V_RIE/III_V_RIE_ETCHES#CHF3.2FO2_etch |SiO2 etch using III-V RIE]] | |||
*[[/SiO2 etch using AOE|SiO2 etch using AOE]] | *[[/SiO2 etch using AOE|SiO2 etch using AOE]] | ||
*[[Specific Process Knowledge/Etch/DRIE-Pegasus/Pegasus-4|SiO2 etch with DRIE Pegasus 4]] | |||
*[[/SiO2 etch using ASE|SiO2 etch using ASE]] | |||
*[[Specific_Process_Knowledge/Etch/ICP_Metal_Etcher/silicon_oxide|SiO2 etch using ICP metal]] | |||
*[[Specific Process Knowledge/Etch/IBE⁄IBSD Ionfab 300|IBE/IBSD Ionfab 300]] | *[[Specific Process Knowledge/Etch/IBE⁄IBSD Ionfab 300|IBE/IBSD Ionfab 300]] | ||
*[[/SiO2 etch using Plasma Asher|SiO2 etch using Plasma Asher (isotropic)]] | *[[/SiO2 etch using Plasma Asher|SiO2 etch using Plasma Asher (isotropic)]] | ||
Line 20: | Line 28: | ||
! | ! | ||
![[Specific Process Knowledge/Etch/Wet Silicon Oxide Etch (BHF)|Wet Silicon Oxide etch (BHF/HF)]] | ![[Specific Process Knowledge/Etch/Wet Silicon Oxide Etch (BHF)|Wet Silicon Oxide etch (BHF/HF)]] | ||
![[Specific Process Knowledge/Etch/ | ![[Specific Process Knowledge/Etch/ASE (Advanced Silicon Etch)|ASE]] | ||
![[Specific Process Knowledge/Etch/III-V RIE |III-V RIE]] | |||
![[Specific Process Knowledge/Etch/AOE (Advanced Oxide Etch)|AOE (Advanced Oxide Etch)]] | ![[Specific Process Knowledge/Etch/AOE (Advanced Oxide Etch)|AOE (Advanced Oxide Etch)]] | ||
![[Specific Process Knowledge/Etch/DRIE-Pegasus/Pegasus-4|DRIE Pegasus 4]] | |||
![[Specific Process Knowledge/Etch/ICP Metal Etcher|ICP metal]] | ![[Specific Process Knowledge/Etch/ICP Metal Etcher|ICP metal]] | ||
![[Specific Process Knowledge/Etch/IBE⁄IBSD Ionfab 300|IBE/IBSD Ionfab 300]] | ![[Specific Process Knowledge/Etch/IBE⁄IBSD Ionfab 300|IBE/IBSD Ionfab 300]] | ||
![[Specific Process Knowledge/Etch/HF Vapour Phase Etch|HF Vapour Phase Etch]] | |||
|- | |- | ||
Line 36: | Line 47: | ||
| | | | ||
*Anisotropic etch: vertical sidewalls | *Anisotropic etch: vertical sidewalls | ||
*Premarily for III-V samples | |||
| | |||
*Anisotropic etch: vertical sidewalls | |||
| | |||
*Anisotropic etch: almost vertical sidewalls | |||
| | | | ||
*Anisotropic etch: almost vertical sidewalls | *Anisotropic etch: almost vertical sidewalls | ||
*We prefer that SiO2 etch takes place in the AOE | *We prefer that SiO2 etch takes place in the AOE or Pegasus 4. | ||
| | | | ||
*Primarily for pure physical etch by sputtering with Ar-ions | *Primarily for pure physical etch by sputtering with Ar-ions | ||
| | |||
*Gas phase HF etching with ethanol as carrier | |||
|- | |- | ||
Line 56: | Line 74: | ||
*DUV resist | *DUV resist | ||
*E-beam resist | *E-beam resist | ||
*Silicon | *Silicon | ||
*Silicon Nitride | |||
*Metals if they cover less than 5% of the wafer area | |||
| | |||
*Photoresist | |||
*DUV resist | |||
*E-beam resist | |||
*Aluminum | |||
*Silicon | |||
*Silicon Nitride | *Silicon Nitride | ||
| | | | ||
*Photoresist | *Photoresist | ||
*DUV resist | *DUV resist | ||
*E-beam resist | *E-beam resist | ||
*Silicon | *Silicon | ||
*Silicon Nitride | *Silicon Nitride | ||
*Aluminium | *Aluminium | ||
*Chromium (Please try to avoid this) | *Chromium (Please try to avoid this) | ||
| | |||
*Photoresist | |||
*DUV resist | |||
*E-beam resist | |||
*Si | |||
*Silicon Nitride | |||
*Chromium (ask for permission) | |||
| | | | ||
*Photoresist | *Photoresist | ||
Line 75: | Line 107: | ||
*Aluminium | *Aluminium | ||
*Chromium | *Chromium | ||
| | | | ||
*Any material that is accepted in the machine | *Any material that is accepted in the machine | ||
| | |||
*Aluminium | |||
*Aluminium oxide | |||
*Polysilicon | |||
|- | |- | ||
Line 85: | Line 120: | ||
| | | | ||
*~75 nm/min (Thermal oxide) in BHF | *~75 nm/min (Thermal oxide) in BHF | ||
*~ | *~80 nm/min (Thermal oxide) in BOE 7:1 Etchant VLSI with Surfactant | ||
*~25 nm/min (Thermal oxide) in 5%HF | *~25 nm/min (Thermal oxide) in 5%HF | ||
*~6 nm/min (Thermal oxide) in 1%HF | |||
*~3-4µm/min in 40%HF | *~3-4µm/min in 40%HF | ||
| | | | ||
*Process dependent | *Process dependent | ||
*Tested range: ~20nm/min - ~ | *Tested range: ~20nm/min - ~250nm/min | ||
| | |||
*Process dependent | |||
*Tested range: ~1nm/min - ~30nm/min | |||
| | | | ||
*Process dependent | *Process dependent | ||
*Tested range: ~60nm/min - ~550nm/min | *Tested range: ~60nm/min - ~550nm/min | ||
| | |||
*Process dependent | |||
<500nm/min | |||
| | | | ||
*Process dependent | *Process dependent | ||
Line 100: | Line 142: | ||
*Process dependent | *Process dependent | ||
*Tested once ~22nm/min | *Tested once ~22nm/min | ||
|- | | | ||
*Sample and load dependent | |||
*Expected range: 12 - 175 nm/min | |||
|- | |- | ||
|-style="background:LightGrey; color:black" | |-style="background:LightGrey; color:black" | ||
Line 109: | Line 152: | ||
*What can be fitted in a plastic beaker | *What can be fitted in a plastic beaker | ||
| | | | ||
*As many small samples as can be fitted on the 100mm carrier. | *As many small samples as can be fitted on the 100mm carrier (bad/no cooling!). | ||
*<nowiki>#</nowiki>1 100mm wafer (or smaller with carrier) | *<nowiki>#</nowiki>1 100mm wafer (or smaller with carrier) | ||
*<nowiki>#</nowiki>1 150mm wafer (only | *<nowiki>#</nowiki>1 150mm wafer (only when set up for 150mm) | ||
| | |||
*Up to 20cm in diameter | |||
| | | | ||
*As many small samples as can be fitted on a 100mm wafer | *As many small samples as can be fitted on a 100mm wafer | ||
Line 117: | Line 162: | ||
*<nowiki>#</nowiki>1 100 mm wafer | *<nowiki>#</nowiki>1 100 mm wafer | ||
*<nowiki>#</nowiki>1 150 mm wafers (only when the system is set up to 150mm) | *<nowiki>#</nowiki>1 150 mm wafers (only when the system is set up to 150mm) | ||
| | |||
*As many small samples as can be bonded on a 150mm wafer | |||
*<nowiki>#</nowiki>1 50 mm wafer bonded on a 150mm wafer | |||
*<nowiki>#</nowiki>1 100 mm wafer bonded on a 150nm wafer | |||
*<nowiki>#</nowiki>1 150 mm wafers | |||
| | | | ||
*As many small samples as can be fitted on a 150mm wafer | *As many small samples as can be fitted on a 150mm wafer | ||
*<nowiki>#</nowiki>1 50 mm wafer | *<nowiki>#</nowiki>1 50 mm wafer fittesd on a 150mm wafer | ||
*<nowiki>#</nowiki>1 100 mm wafer fitted on a 150nm wafer | *<nowiki>#</nowiki>1 100 mm wafer fitted on a 150nm wafer | ||
*<nowiki>#</nowiki>1 150 mm wafers | *<nowiki>#</nowiki>1 150 mm wafers | ||
Line 128: | Line 178: | ||
*<nowiki>#</nowiki>1 150 mm wafers with special carrier | *<nowiki>#</nowiki>1 150 mm wafers with special carrier | ||
*<nowiki>#</nowiki>1 200 mm wafer | *<nowiki>#</nowiki>1 200 mm wafer | ||
| | |||
*Pieces | |||
*<nowiki>#</nowiki>1 50 mm wafer | |||
*<nowiki>#</nowiki>1 100 mm wafer | |||
*<nowiki>#</nowiki>1 150 mm wafer | |||
|- | |- | ||
|-style="background:WhiteSmoke; color:black" | |-style="background:WhiteSmoke; color:black" | ||
Line 142: | Line 197: | ||
*No limits cross contamination wise | *No limits cross contamination wise | ||
| | | | ||
*[http://labmanager.dtu.dk/function.php?module=XcMachineaction&view=edit&MachID= | *[http://labmanager.dtu.dk/function.php?module=XcMachineaction&view=edit&MachID=105 Please take a look in the cross contamination sheet in LabManager for details] | ||
*Silicon | *Silicon | ||
*Silicon Oxide | *Silicon Oxide | ||
Line 150: | Line 205: | ||
*DUV resist | *DUV resist | ||
*E-beam resist | *E-beam resist | ||
*Other metals if they cover less than 5% of the wafer area | *Other metals if they cover less than 5% of the wafer area | ||
*Quartz/fused silica | *Quartz/fused silica | ||
| | |||
*[http://labmanager.dtu.dk/function.php?module=XcMachineaction&view=edit&MachID=155 Please take a look in the cross contamination sheet in LabManager for details] | |||
*GaAs, GaN, InP, with epitaxial layers | |||
*Aluminum | |||
*Silicon | |||
*Silicon Oxide | |||
*Silicon Nitride | |||
*Silicon Oxynitride | |||
*Photoresist | |||
*DUV resist | |||
*E-beam resist | |||
| | | | ||
*[http://labmanager.dtu.dk/function.php?module=XcMachineaction&view=edit&MachID=115 Please take a look in the cross contamination sheet in LabManager for details] | *[http://labmanager.dtu.dk/function.php?module=XcMachineaction&view=edit&MachID=115 Please take a look in the cross contamination sheet in LabManager for details] | ||
Line 163: | Line 229: | ||
*Aluminium | *Aluminium | ||
*Chromium (try to avoid it) | *Chromium (try to avoid it) | ||
*Quartz/fused silica | |||
| | |||
*[http://labmanager.dtu.dk/function.php?module=XcMachineaction&view=edit&MachID=456 Please take a look in the cross contamination sheet in LabManager for details] | |||
*Silicon | |||
*Silicon Oxide | |||
*Silicon Nitride | |||
*Silicon Oxynitride | |||
*Photoresist | |||
*DUV resist | |||
*E-beam resist | |||
*Chromium | |||
*Quartz/fused silica | *Quartz/fused silica | ||
| | | | ||
Line 183: | Line 260: | ||
*Silicon oxides | *Silicon oxides | ||
*Silicon (oxy)nitrides | *Silicon (oxy)nitrides | ||
*Metals | *Metals | ||
*Alloys | |||
*Alloys | |||
*Stainless steel | *Stainless steel | ||
*Glass | *Glass | ||
Line 192: | Line 268: | ||
*Polymers | *Polymers | ||
*Capton tape | *Capton tape | ||
| | |||
*[http://labmanager.dtu.dk/function.php?module=XcMachineaction&view=edit&MachID=458 Please take a look in the cross contamination sheet in LabManager for details] | |||
*Silicon | |||
*Silicon oxides | |||
*Aluminium | |||
|- | |- | ||
|} | |} | ||
<br clear="all" /> | <br clear="all" /> | ||
==Dry etch with Hard mask== | |||
''By Martin Lind Ommen - ''fall 2016'' '' <br> | |||
Testing selectivities for SiO<sub>2</sub> etching with hard masks on AOE and ICP metal with different recipes.All tests are done with 100% etching load<br> | |||
[[File:Dry etching by Martin Lind Ommen Fall 2016.png|600px]]<br> | |||
MLO_psi is the version of SiO2_psi on labadviser that is shown under low line with reduction.<br> | |||
The recipe ICP is on ICP metal call: A SiO2 etch with C4F8 with resist mask<br> | |||
I had problems with this recipe - it gave polymer on the surface, therefor I do not have more info on that.<br> |
Latest revision as of 08:27, 22 August 2023
Unless anything else is stated, everything on this page, text and pictures are made by DTU Nanolab.
All links to Kemibrug (SDS) and Labmanager Including APV and QC requires login.
Feedback to this page: click here
Comparing silicon oxide etch methods at DTU Nanolab
There are a broad varity of silicon oxide etch methods at DTU Nanolab. The methodes are compared here to make it easier for you to compare and choose the one that suits your needs.
- SiO2 etch using III-V RIE
- SiO2 etch using AOE
- SiO2 etch with DRIE Pegasus 4
- SiO2 etch using ASE
- SiO2 etch using ICP metal
- IBE/IBSD Ionfab 300
- SiO2 etch using Plasma Asher (isotropic)
Compare the methods for Silicon Oxide etching
Wet Silicon Oxide etch (BHF/HF) | ASE | III-V RIE | AOE (Advanced Oxide Etch) | DRIE Pegasus 4 | ICP metal | IBE/IBSD Ionfab 300 | HF Vapour Phase Etch | |
---|---|---|---|---|---|---|---|---|
Generel description |
|
|
|
|
|
|
|
|
Possible masking materials |
|
|
|
|
|
|
|
|
Etch rate range |
|
|
|
|
<500nm/min |
|
|
|
Substrate size |
|
|
|
|
|
|
|
|
Allowed materials |
In the dedicated bath:
In a plastic beaker:
|
|
|
|
|
|
|
|
Dry etch with Hard mask
By Martin Lind Ommen - fall 2016
Testing selectivities for SiO2 etching with hard masks on AOE and ICP metal with different recipes.All tests are done with 100% etching load
MLO_psi is the version of SiO2_psi on labadviser that is shown under low line with reduction.
The recipe ICP is on ICP metal call: A SiO2 etch with C4F8 with resist mask
I had problems with this recipe - it gave polymer on the surface, therefor I do not have more info on that.