Specific Process Knowledge/Thermal Process/C3 Anneal-bond furnace: Difference between revisions
Appearance
| (9 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
{{cc-nanolab}} | |||
'''Feedback to this page''': '''[mailto:thinfilm@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Thermal_Process/C3_Anneal-bond_furnace click here]''' | '''Feedback to this page''': '''[mailto:thinfilm@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Thermal_Process/C3_Anneal-bond_furnace click here]''' | ||
[[Category: Equipment |Thermal C3]] | |||
[[Category: Thermal process|C3]] | [[index.php?title=Category:Equipment|Thermal C3]] | ||
[[Category: Furnaces|C3]] | [[index.php?title=Category:Thermal process|C3]] | ||
[[index.php?title=Category:Furnaces|C3]] | |||
==Anneal-bond furnace (C3)== | ==Anneal-bond furnace (C3)== | ||
[[Image:C3.JPG|thumb|300x300px|Anneal-bond furnace (C3). Positioned in cleanroom B-1]] | [[Image:C3.JPG|thumb|300x300px|Anneal-bond furnace (C3). Positioned in cleanroom B-1/ Photo: DTU Nanolab internal]] | ||
The Anneal-bond furnace (C3) is a Tempress horizontal furnace for oxidation and annealing of new and processed (e.g. bonded) silicon wafers. | The Anneal-bond furnace (C3) is a Tempress horizontal furnace for oxidation and annealing of new and processed (e.g. bonded) silicon wafers. O<sub>2</sub>) is used as an oxidant for dry oxidation, and for wet oxidation water vapour is being generated by a bubbler. | ||
This furnace is the third tube in the furnace C-stack positioned in cleanroom B-1. | This furnace is the third tube in the furnace C-stack positioned in cleanroom B-1. | ||
| Line 18: | Line 21: | ||
'''[http://www.labmanager.danchip.dtu.dk/function.php?module=Machine&view=view&mach=89 Anneal-bond Furnace (C3)]''' | '''[http://www.labmanager.danchip.dtu.dk/function.php?module=Machine&view=view&mach=89 Anneal-bond Furnace (C3)]''' | ||
==Process knowledge== | ==Process knowledge== | ||
| Line 23: | Line 27: | ||
*Annealing: look at the [[Specific Process Knowledge/Thermal Process/Annealing|Annealing]] page | *Annealing: look at the [[Specific Process Knowledge/Thermal Process/Annealing|Annealing]] page | ||
==Overview of the performance of Anneal Bond furnace and some process related parameters== | |||
==Overview of the performance of the Anneal Bond furnace (C3) and some process related parameters== | |||
{| border="2" cellspacing="0" cellpadding="2" | {| border="2" cellspacing="0" cellpadding="2" | ||
| Line 31: | Line 36: | ||
*Oxidation of Si wafers | *Oxidation of Si wafers | ||
*Annealing of processed wafers, eg. bonded wafers from EVG NIL | *Annealing of processed wafers, eg. bonded wafers from EVG NIL | ||
|style="background:WhiteSmoke; color:black"|Oxidation: | |style="background:WhiteSmoke; color:black"| | ||
*Dry | Annealing: | ||
*Wet | *Using N<sub>2</sub> | ||
Oxidation: | |||
*Dry oxidation using O<sub>2</sub> | |||
*Wet oxidation using H<sub>2</sub>O vapour generated by a bubbler | |||
|- | |- | ||
!style="background:silver; color:black" align="center"|Performance | !style="background:silver; color:black" align="center"|Performance | ||
|style="background:LightGrey; color:black"|Film thickness | |style="background:LightGrey; color:black"|Film thickness and quality | ||
|style="background:WhiteSmoke; color:black"| | |style="background:WhiteSmoke; color:black"| | ||
*Dry | *Dry oxide:~ 0 nm to 300 nm (it takes too long to grow thicker dry oxide layers) | ||
*Wet | *Wet oxide: ~ 0 nm to 3 µm (23 hours wet oxidation at 1100 <sup>o</sup>C) | ||
* [[Specific Process Knowledge/Thermal Process/Oxidation/Breakdown voltage measurements/C3 furnace break-down voltage measurement results|Break-down voltage measurement results]] | |||
|- | |- | ||
!style="background:silver; color:black" align="center" valign="center" rowspan="3"|Process parameter range | !style="background:silver; color:black" align="center" valign="center" rowspan="3"|Process parameter range | ||
| Line 48: | Line 57: | ||
|style="background:LightGrey; color:black"|Process pressure | |style="background:LightGrey; color:black"|Process pressure | ||
|style="background:WhiteSmoke; color:black"| | |style="background:WhiteSmoke; color:black"| | ||
*1 atm | *1 atm (no vacuum) | ||
|- | |- | ||
|style="background:LightGrey; color:black"|Gas flows | |style="background:LightGrey; color:black"|Gas flows | ||
| Line 58: | Line 67: | ||
|style="background:LightGrey; color:black"|Batch size | |style="background:LightGrey; color:black"|Batch size | ||
|style="background:WhiteSmoke; color:black"| | |style="background:WhiteSmoke; color:black"| | ||
*1-30 100 mm wafers (or 50 mm wafers) | *1-30 100 mm wafers (or 50 mm wafers) | ||
|- | |- | ||
|style="background:LightGrey; color:black"|Substrate materials allowed | |style="background:LightGrey; color:black"|Substrate materials allowed | ||
|style="background:WhiteSmoke; color:black"| | |style="background:WhiteSmoke; color:black"| | ||
*Silicon wafers | *Silicon wafers | ||
*Silicon wafers with layers of silicon oxide or silicon | *Silicon wafers with layers of silicon oxide or silicon nitride | ||
*Wafers from the | *Wafers from the A1, A3, B-stack, C1 and E1 stack furnaces | ||
*Wafers from PECVD4 | *Wafers and samples from PECVD4 | ||
*Wafers from PECVD3 (without any | *Wafers and samples from PECVD3 (without any metals) | ||
*Wafers from Wafer Bonder 02 ( | *Wafers from Wafer Bonder 02 | ||
*Wafers from Wafer Bonder 03 (without any metals). Use new or dedicated/clean teflon sheets in the wafer bonder | |||
|- | |- | ||
|} | |} | ||