LabAdviser/Introduction to LabAdviser and Processing/Solar cell process flow: Difference between revisions
(54 intermediate revisions by 6 users not shown) | |||
Line 24: | Line 24: | ||
|colspan="0" cellspacing="15" style="text-align: left;" style="background: #efefef;" | What is needed: description of the goal for the process and description of the layers in the final cell. | |colspan="0" cellspacing="15" style="text-align: left;" style="background: #efefef;" | What is needed: description of the goal for the process and description of the layers in the final cell. | ||
|} | |} | ||
Photo of actual result? | Photo of actual result?? | ||
---> | ---> | ||
Line 33: | Line 33: | ||
To make the contacts we first have to define the areas where contact to the n-doped layer on the front side is needed. This is also done by a lithographic step followed by an oxide etch, which removes the oxide on the back side as well. | To make the contacts we first have to define the areas where contact to the n-doped layer on the front side is needed. This is also done by a lithographic step followed by an oxide etch, which removes the oxide on the back side as well. | ||
Finally, a photo-lithographic step is carried out to define the shape of the contacts and interconnections on the front side. This is done by | Finally, a photo-lithographic step is carried out to define the shape of the contacts and interconnections on the front side. This is done by using a negative photoresist that allows for a '''metal lift-off process'''. Metal is evaporated on the defined resist pattern on the front side as well as on the backside forming the '''contact anode'''. The resist is subsequently removed (lifted) in acetone together with the excess metal only leaving metal at the defined areas and at the backside. | ||
The performance of the solar cell can be optimized by adding a high p-doping on the backside of the wafer. At which point in the process should you do add this step? | The performance of the solar cell can be optimized by adding a high p-doping on the backside of the wafer. At which point in the process should you do add this step? | ||
Line 45: | Line 45: | ||
A more detailed process flow for the solar cell process flow, including all steps and process parameters, can be found here: | A more detailed process flow for the solar cell process flow, including all steps and process parameters, can be found here: | ||
[[file: | [[file:Green_Belt_Process_May_2016.docx |Process flow for the solar cell fabrication process]] or as pdf | ||
[[media:Green_Belt_Process_May_2016.pdf |Process flow for the solar cell fabrication process (PDF)]] | |||
==Process flow== | ==Process flow== | ||
Line 113: | Line 114: | ||
|HMDS surface treatment | |HMDS surface treatment | ||
|To ensure the resist sticks to the surface, the wafer is HMDS treated before resist spinning. | |To ensure the resist sticks to the surface, the wafer is HMDS treated before resist spinning. | ||
|[[Specific_Process_Knowledge/ | |[[Specific_Process_Knowledge/Lithography/Pretreatment#HMDS|HMDS oven]] | ||
| | | | ||
|- | |- | ||
Line 122: | Line 123: | ||
|Spin resist on wafer backside | |Spin resist on wafer backside | ||
|The backside of the wafer needs to be protected, to prevent the SiO<sub>2</sub> from being etched in the first etch step (section 3). | |The backside of the wafer needs to be protected, to prevent the SiO<sub>2</sub> from being etched in the first etch step (section 3). | ||
|[[Specific_Process_Knowledge/ | |Information about which [[Specific_Process_Knowledge/Lithography/Coaters| resist spinners]] can be used, and which types of resists are available. | ||
|[[image:1 Resist back.jpg|250x350px|center|]] | |[[image:1 Resist back.jpg|250x350px|center|]] | ||
|- | |- | ||
Line 130: | Line 131: | ||
|Spin resist on wafer frontside | |Spin resist on wafer frontside | ||
|The frontside of the wafer is covered with a resist layer. | |The frontside of the wafer is covered with a resist layer. | ||
|Information about resist processing, [[Specific_Process_Knowledge/ | |Information about [[Specific_Process_Knowledge/Lithography/UVLithography#Resist_Overview| resist processing]]. Process flows for [[Specific_Process_Knowledge/Lithography/UVLithography#Resist_Overview|positive]], [[Specific_Process_Knowledge/Lithography/UVLithography#Resist_Overview|negative]] and [[Specific_Process_Knowledge/Lithography/UVLithography#Resist_Overview|reversed]] lithography processes. | ||
|[[image:1 Resist front.jpg|250x350px|center|]] | |[[image:1 Resist front.jpg|250x350px|center|]] | ||
|- | |- | ||
Line 139: | Line 140: | ||
|Expose photoresist in aligner | |Expose photoresist in aligner | ||
|The resist layer on the wafer frontside is exposed in the aligner, with a dark field mask. Align the mask to wafer flat, and use hard contact. | |The resist layer on the wafer frontside is exposed in the aligner, with a dark field mask. Align the mask to wafer flat, and use hard contact. | ||
| | |Here you can see a comparison between different [[Specific_Process_Knowledge/Lithography/UVExposure|aligners]]. | ||
|[[image:2 lithography mask 1.jpg|250x350px|center]] | |[[image:2 lithography mask 1.jpg|250x350px|center]] | ||
|- | |- | ||
Line 147: | Line 148: | ||
|Develop photoresist | |Develop photoresist | ||
|In the development step the '''exposed resist is removed,''' so that a resist pattern is formed on the surface. | |In the development step the '''exposed resist is removed,''' so that a resist pattern is formed on the surface. | ||
|[[Specific Process Knowledge/ | |Comparison of different [[Specific Process Knowledge/Lithography/Development|developers]]. | ||
|[[image:1 Lithography.jpg|250x350px|center]] | |[[image:1 Lithography.jpg|250x350px|center]] | ||
|- | |- | ||
Line 183: | Line 184: | ||
!3.1 | !3.1 | ||
|SiO<sub>2</sub> etch | |SiO<sub>2</sub> etch | ||
| Etch through the SiO<sub>2</sub> layer, where the resist is not covering the SiO<sub>2</sub>, using | | Etch through the SiO<sub>2</sub> layer, where the resist is not covering the SiO<sub>2</sub>, using Sioetch. Sioetch is BHF with a surfactant. | ||
|[[Specific_Process_Knowledge/Etch/Wet_Silicon_Oxide_Etch_(BHF)|Wet silicon oxide etch (BHF)]]. Etch rates for BHF and HF etches are listed for oxides deposited with different methods. | |[[Specific_Process_Knowledge/Etch/Wet_Silicon_Oxide_Etch_(BHF)|Wet silicon oxide etch (BHF)]]. Etch rates for BHF and HF etches are listed for oxides deposited with different methods. | ||
|[[image:3_1_oxide_etch.JPG|250x350px|center]] | |[[image:3_1_oxide_etch.JPG|250x350px|center]] | ||
Line 201: | Line 202: | ||
|Strip resist | |Strip resist | ||
|The resist is removed with acetone. First 2-3 min in rough followed by 5 min in fine strip bath with ultrasound. | |The resist is removed with acetone. First 2-3 min in rough followed by 5 min in fine strip bath with ultrasound. | ||
|[[Specific_Process_Knowledge/ | |Strip of resist in [[Specific_Process_Knowledge/Lithography/Strip#Rough_and_Fine_Strip|acetone with ultrasound.]] Rough and fine strip baths. | ||
|[[image:3_3_resist_strip.JPG|250x350px|center]] | |[[image:3_3_resist_strip.JPG|250x350px|center]] | ||
|- | |- | ||
Line 248: | Line 249: | ||
|Etch of phosphorus glass | |Etch of phosphorus glass | ||
|All phosphorus glass and only some of the dry oxide is removed in this step by a BHF etch in the RCA bench for doped wafers. | |All phosphorus glass and only some of the dry oxide is removed in this step by a BHF etch in the RCA bench for doped wafers. | ||
|[[Specific_Process_Knowledge/ | |[[Specific_Process_Knowledge/Etch/Wet_Silicon_Oxide_Etch_%28BHF%29|BHF etch]]. | ||
| | | | ||
|- | |- | ||
Line 293: | Line 294: | ||
|HMDS surface treatment | |HMDS surface treatment | ||
|To ensure the resist sticks to the surface, the wafer is HMDS treated before resist spinning. | |To ensure the resist sticks to the surface, the wafer is HMDS treated before resist spinning. | ||
|[[Specific_Process_Knowledge/ | |Different methods of [[Specific_Process_Knowledge/Lithography/Pretreatment|pretreatment]] prior resist spinning. | ||
| | | | ||
|- | |- | ||
Line 302: | Line 303: | ||
|Spin resist on wafer frontside | |Spin resist on wafer frontside | ||
|The frontside of the wafer is covered with a resist layer | |The frontside of the wafer is covered with a resist layer | ||
|[[Specific_Process_Knowledge/ | ||Information about which [[Specific_Process_Knowledge/Lithography/Coaters| resist coaters]] can be used and [[Specific_Process_Knowledge/Lithography/UVLithography#Resist_Overview|technical reports]] for the different resist types. | ||
|[[image:5_2_resist_spinning.JPG|250x350px|center]] | |[[image:5_2_resist_spinning.JPG|250x350px|center]] | ||
|- | |- | ||
Line 310: | Line 311: | ||
|Expose photoresist in aligner | |Expose photoresist in aligner | ||
|The wafer needs to be aligned to the mask. "Hard contact" is recommended. | |The wafer needs to be aligned to the mask. "Hard contact" is recommended. | ||
|[[Specific_Process_Knowledge/ | |Here you can get information about exposure doses and development times depending on different resist types, thicknesses and equipment used. [[Specific_Process_Knowledge/Lithography/UVExposure_Dose|Lists of exposure doses and development times.]] | ||
|[[image:5 lithography mask 2.jpg|250x350px|center]] | |[[image:5 lithography mask 2.jpg|250x350px|center]] | ||
|- | |- | ||
Line 318: | Line 319: | ||
|Develop photoresist | |Develop photoresist | ||
|In the development step the '''exposed resist is removed,''' and a resist pattern is formed on the surface. | |In the development step the '''exposed resist is removed,''' and a resist pattern is formed on the surface. | ||
|[[Specific Process Knowledge/ | |Comparison of different [[Specific Process Knowledge/Lithography/Development|developers]]. More details on development times dependent on equipment, resist, thickness and exposure doses can be seen here:[[Specific_Process_Knowledge/Lithography/UVExposure_Dose|Lists of exposure doses and development times.]] | ||
|[[image:5_4_development.JPG|250x350px|center]] | |[[image:5_4_development.JPG|250x350px|center]] | ||
|- | |- | ||
Line 353: | Line 354: | ||
!6.1 | !6.1 | ||
|SiO<sub>2</sub> etch | |SiO<sub>2</sub> etch | ||
|Remove oxide with | |Remove oxide with Sioetch in the areas where the '''metallic contact (cathodes''') will be placed (section 8). Sioetch is BHF with a surfactant. | ||
|[[Specific_Process_Knowledge/Etch/Wet_Silicon_Oxide_Etch_(BHF)|Wet Silicon Oxide Etch (BHF)]]. Etch rates for BHF and HF etches are listed for oxides deposited with different methods. | |[[Specific_Process_Knowledge/Etch/Wet_Silicon_Oxide_Etch_(BHF)|Wet Silicon Oxide Etch (BHF)]]. Etch rates for BHF and HF etches are listed for oxides deposited with different methods. | ||
|[[image:6_1_oxide_etch.JPG|250x350px|center]] | |[[image:6_1_oxide_etch.JPG|250x350px|center]] | ||
Line 371: | Line 372: | ||
|Strip resist | |Strip resist | ||
|The resist is removed with acetone. First 2-3 min in rough followed by 5 min in fine strip bath with ultrasound. | |The resist is removed with acetone. First 2-3 min in rough followed by 5 min in fine strip bath with ultrasound. | ||
|[[Specific_Process_Knowledge/ | |Comparison of different methods for [[Specific_Process_Knowledge/Lithography/Strip#Strip_Comparison_Table|removing resist.]] | ||
|[[image:6_3_strip_resist.JPG|250x350px|center]] | |[[image:6_3_strip_resist.JPG|250x350px|center]] | ||
|- | |- | ||
Line 389: | Line 390: | ||
<br clear="all" /> | <br clear="all" /> | ||
===7 Lithography - | ===7 Lithography - Negative process=== | ||
Line 406: | Line 407: | ||
!7.1 | !7.1 | ||
|HMDS surface treatment | |HMDS surface treatment | ||
|To | |To ensure the resist sticks to the surface, the wafer is HMDS treated before resist spinning. | ||
|[[Specific_Process_Knowledge/ | |Several resist coaters can do the [[Specific_Process_Knowledge/Lithography/Pretreatment#HMDS|HMDS pretreatment]]. | ||
| | | | ||
|- | |- | ||
Line 416: | Line 417: | ||
|Spin resist on wafer frontside | |Spin resist on wafer frontside | ||
|The frontside of the wafer is covered with a resist layer. | |The frontside of the wafer is covered with a resist layer. | ||
|[[Specific_Process_Knowledge/ | |Information about which [[Specific_Process_Knowledge/Lithography/Coaters| resist coaters]] can be used, and which types of resists are available. The negative resist n-LOF 2020 are available in the automatic coater [[Specific_Process_Knowledge/Lithography/Coaters#Spin Coater: Gamma UV| Spin Coater: Gamma UV]] and the manual coaters. | ||
|[[image:7_2_spin_resist.JPG|250x350px|center]] | |[[image:7_2_spin_resist.JPG|250x350px|center]] | ||
|- | |- | ||
Line 422: | Line 423: | ||
|- | |- | ||
!7.3 | !7.3 | ||
|Expose | |Expose resist in aligner | ||
|The resist is exposed in an aligner, with a bright field mask. The alignment marks on the wafer need to be aligned to the marks on the mask. "Hard contact" is recommended. | |The resist is exposed in an aligner, with a bright field mask. The alignment marks on the wafer need to be aligned to the marks on the mask. "Hard contact" is recommended. | ||
|Details on [[Specific_Process_Knowledge/ | |Details on [[Specific_Process_Knowledge/Pattern_Design#Alignment_marks|alignment marks]] (if you would design a mask). | ||
|[[image:7 lithography mask 3.jpg|250x350px|center]] | |[[image:7 lithography mask 3.jpg|250x350px|center]] | ||
|- | |- | ||
Line 430: | Line 431: | ||
|- style="background:#BCD4E6; color:black" | |- style="background:#BCD4E6; color:black" | ||
!7.4 | !7.4 | ||
| | |Post exposure bake (PEB) | ||
| | |For negative resist a PEB is crucial, where the wafer with resist is heated after exposure. | ||
|[[Specific_Process_Knowledge/ | |PEB can be done in the [[Specific_Process_Knowledge/Lithography/Development#Developer_TMAH_UV-lithography|Developer TMAH UV-lithography]], or on one of the [[Specific_Process_Knowledge/Lithography/Baking| hot plates and ovens]]. | ||
| | |[[image:7 4 Reversed bake.jpg|250x350px|center]] | ||
|- | |- | ||
|- | |- | ||
!7.5 | !7.5 | ||
| | |Develop photoresist | ||
|The | |The '''non-exposed resist''' is removed, so that a resist pattern is formed on the surface. The resist has negative sloped side walls due to the nature of a negative resist, which is good for lift-off. | ||
|[[Specific_Process_Knowledge/ | |Information about [[Specific_Process_Knowledge/Lithography/UVLithography#Resist_Overview|n-LOF2020]] and the [[Specific_Process_Knowledge/Lithography/LiftOff|lift-off process]]. | ||
| | |[[image:7 6 develop resist.JPG|250x350px|center]] | ||
|- | |- | ||
|- style="background:#BCD4E6; color:black" | |- style="background:#BCD4E6; color:black" | ||
!7.6 | !7.6 | ||
|Optical microscope inspection | |Optical microscope inspection | ||
|Check the pattern and alignment marks with an optical | |Check the pattern and alignment marks with an optical microscope. The alignment marks should be aligned to the marks from the two previous lithography steps (section 2 and 5). Right image: alignment marks after the third lithography step. | ||
||The different [[Specific_Process_Knowledge/Characterization/Optical_microscope|optical microscopes]] and their features are listed. | ||The different [[Specific_Process_Knowledge/Characterization/Optical_microscope|optical microscopes]] and their features are listed. | ||
|[[image:mask3- liftoff.jpg|150x150px|center]] | |[[image:mask3- liftoff.jpg|150x150px|center]] | ||
Line 481: | Line 474: | ||
!8.1 | !8.1 | ||
|Aluminium deposition on wafer frontside | |Aluminium deposition on wafer frontside | ||
|Deposit metal on the wafer frontside to fabricate contacts ('''contact | |Deposit metal on the wafer frontside to fabricate contacts ('''contact cathodes'''). || [[Specific_Process_Knowledge/Thin_film_deposition/Alcatel|Alcatel,]] materials can be deposited in this deposition tool. ||[[image:8_1_metal_on_frontside.JPG|250x350px|center]] | ||
|- | |- | ||
Line 487: | Line 480: | ||
!8.2 | !8.2 | ||
|Aluminium deposition on wafer backside | |Aluminium deposition on wafer backside | ||
|Deposit metal for contacts ('''contact anode''') on the wafer backside. || [[Specific_Process_Knowledge/Thin_film_deposition/Deposition_of_Aluminium|Deposition of Aluminum]] can done with several machines in the cleanroom. || [[image:8_2_after_metal_before_lift.JPG|250x350px|center]] | |Deposit metal for contacts ('''contact anode''') on the wafer backside. || [[Specific_Process_Knowledge/Thin_film_deposition/Deposition_of_Aluminium|Deposition of Aluminum]] can be done with several machines in the cleanroom. || [[image:8_2_after_metal_before_lift.JPG|250x350px|center]] | ||
|- | |- | ||
Line 494: | Line 487: | ||
|Lift-off | |Lift-off | ||
|Remove the resist and the metal deposited on top of the areas covered by resist. | |Remove the resist and the metal deposited on top of the areas covered by resist. | ||
| [[Specific_Process_Knowledge/ | |Information about the [[Specific_Process_Knowledge/Lithography/LiftOff|lift-off process]] can be seen here. | ||
|[[image:8_3_lift_off.JPG|250x350px|center]] | |[[image:8_3_lift_off.JPG|250x350px|center]] | ||
|- | |- |
Latest revision as of 13:03, 3 October 2021
Feedback to this page: click here
Introduction
What does it at minimum take to make a solar cell?
If we take a look at the cross section of a simple silicon based solar cell (eg. between two fingers on figure 1) we see a structure as shown on figure 2. The solar cell consists of an absorber (p-doped bulk silicon crystal), an electron membrane (shallow n-doped layer on top of the silicon crystal) and metal contacts.
When shining light on the solar cell photons will be absorbed and electron-hole pairs will be generated in the crystal. Electron-hole pairs generated near the p-n junction will contribute to a current flowing from the p- to the n-doped region. Negative charge carriers will move towards the n-doped region while positive charge carriers will move away from the n-doped region. In order to use the generated electricity the cell has to be placed in a circuit such that electrons can flow freely and continuously from the n-doped region to the p doped region through a load (for instance a light bulb). To ease the flow of electrons metal contacts are made on each side of the cell. When the electrons reach the p-doped region through the backside contact they will recombine with the holes. To minimize the reflectance of the incoming light on the surface (and thereby harvesting more energy from the light source to contribute to the generation of electron-hole pairs), an anti-reflecting coating can be deposited on the front side of the cell.
How to fabricate solar cells
To process silicon based solar cells as shown we have to make a process recipe with all the steps in the right order. A general rule of processing is that all high temperature processes come as early as possible and low temperature processes and metal steps come as late as possible.
Since oxide growth and doping by diffusion are high temperature processes we start making the n-doped layer and anti-reflecting coating layer. This is done by first growing an oxide and then by photo-lithography define the areas that must be n-doped. The oxide is etched and the doping carried out. Next, the anti-reflecting coating is made by growing an oxide of a specific thickness.
To make the contacts we first have to define the areas where contact to the n-doped layer on the front side is needed. This is also done by a lithographic step followed by an oxide etch, which removes the oxide on the back side as well.
Finally, a photo-lithographic step is carried out to define the shape of the contacts and interconnections on the front side. This is done by using a negative photoresist that allows for a metal lift-off process. Metal is evaporated on the defined resist pattern on the front side as well as on the backside forming the contact anode. The resist is subsequently removed (lifted) in acetone together with the excess metal only leaving metal at the defined areas and at the backside.
The performance of the solar cell can be optimized by adding a high p-doping on the backside of the wafer. At which point in the process should you do add this step? Several initiates can also be made in order to increase the amount of energy that will contribute to the process by adding more sophisticated anti-reflecting coatings as well as structuring the front side such that it is more likely that the incoming light is captured and absorbed in the cell.
Beneath you can see an example of a process recipe with all process steps needed to fabricate a wafer with solar cells. In the process you will find links to the actual machines and processes described in LabAdviser, where you can get more detailed information. Before doing the processing you also have to find the right processing parameters, they are not listed here.
A more detailed process flow for the solar cell process flow, including all steps and process parameters, can be found here:
File:Green Belt Process May 2016.docx or as pdf Process flow for the solar cell fabrication process (PDF)
Process flow
This is a sketchy description of how a solar cell can be fabricated (some details are omitted).
1 Thermal oxidation
Step | Description | LabAdviser link | Image showing the step | |
---|---|---|---|---|
1.1 | Si wafer | Start with a 100 mm Si<100> wafer that is single side polished and p doped with boron. This will be the absorber in the final solar cell. | Wafer information, types of avaliable wafers are listed. | |
1.2 | RCA clean | The wafer has to be RCA cleaned, before entering an oxidation furnace. | RCA cleaning, the different steps in the cleaning procedure are described. | |
1.3 | SiO2 dry oxidation | Grow a dry thermal oxide layer in the Boron Drive-in furnace (A1). The oxide layer will be patterned later on to define n-doped areas ("electron membrane".) | Boron Drive-in furnace, info about performance and process parameter range. |
2 Lithography and oxide etch
Step | Description | LabAdviser link | Image showing the step | |
---|---|---|---|---|
2.1 | HMDS surface treatment | To ensure the resist sticks to the surface, the wafer is HMDS treated before resist spinning. | HMDS oven | |
2.2 | Spin resist on wafer backside | The backside of the wafer needs to be protected, to prevent the SiO2 from being etched in the first etch step (section 3). | Information about which resist spinners can be used, and which types of resists are available. | |
2.3 | Spin resist on wafer frontside | The frontside of the wafer is covered with a resist layer. | Information about resist processing. Process flows for positive, negative and reversed lithography processes. | |
2.4 | Expose photoresist in aligner | The resist layer on the wafer frontside is exposed in the aligner, with a dark field mask. Align the mask to wafer flat, and use hard contact. | Here you can see a comparison between different aligners. | |
2.5 | Develop photoresist | In the development step the exposed resist is removed, so that a resist pattern is formed on the surface. | Comparison of different developers. | |
2.6 | Optical microscope inspection | Check the results of the exposure and development with an optical microscope by inspecting that the pattern and alignment marks are clearly visible. Right image: top view of alignment marks. The alignment marks will be used to align the wafer to the mask in next lithography step (section 5). | The different optical microscopes and their features are listed. |
3 SiO2 etch
Step | Description | LabAdviser link | Image showing the step | |
---|---|---|---|---|
3.1 | SiO2 etch | Etch through the SiO2 layer, where the resist is not covering the SiO2, using Sioetch. Sioetch is BHF with a surfactant. | Wet silicon oxide etch (BHF). Etch rates for BHF and HF etches are listed for oxides deposited with different methods. | |
3.2 | Inspection | Inspect the pattern and alignment marks with an optical microscope to check the result of the SiO2 etch. | The different optical microscopes and their features are listed. | |
3.3 | Strip resist | The resist is removed with acetone. First 2-3 min in rough followed by 5 min in fine strip bath with ultrasound. | Strip of resist in acetone with ultrasound. Rough and fine strip baths. |
4 Phosphorous doping
Step | Description | LabAdviser link | Image showing the step | |
---|---|---|---|---|
4.1 | RCA cleaning | The wafer has to be RCA cleaned, before entering a pre-deposition furnace. Skip the HF dip to prevent that some of the oxide is removed. | RCA cleaning, the different steps in the cleaning procedure are described. | |
4.2 | Phosphorus pre-deposition | Areas that should be n-doped have been defined by photolithography and etched, and in this step these areas are doped by diffusion in the Phosphorus Pre-dep furnace. | Phosphorus Pre-dep furnace (POCL). Here information about process temperatures and gasses are found. | |
4.3 | Etch of phosphorus glass | All phosphorus glass and only some of the dry oxide is removed in this step by a BHF etch in the RCA bench for doped wafers. | BHF etch. | |
4.4 | SiO2 dry oxidation | An anti reflective coating is made by an oxide growth (of a specific thickness). | Phosphorous Drive-in furnace with information about performance and allowed substrates. |
5 Lithography – 1.5µm standard
Step | Description | LabAdviser link | Image showing the step | |
---|---|---|---|---|
5.1 | HMDS surface treatment | To ensure the resist sticks to the surface, the wafer is HMDS treated before resist spinning. | Different methods of pretreatment prior resist spinning. | |
5.2 | Spin resist on wafer frontside | The frontside of the wafer is covered with a resist layer | Information about which resist coaters can be used and technical reports for the different resist types. | |
5.3 | Expose photoresist in aligner | The wafer needs to be aligned to the mask. "Hard contact" is recommended. | Here you can get information about exposure doses and development times depending on different resist types, thicknesses and equipment used. Lists of exposure doses and development times. | |
5.4 | Develop photoresist | In the development step the exposed resist is removed, and a resist pattern is formed on the surface. | Comparison of different developers. More details on development times dependent on equipment, resist, thickness and exposure doses can be seen here:Lists of exposure doses and development times. | |
5.5 | Optical microscope inspection | Check the pattern and alignment marks with an optical microscope. The alignment marks should be aligned to the marks from the previous lithography step (section 2). Right image: top view of alignment marks after second lithography step. | The different optical microscopes and their features are listed. |
6 SiO2 etch
Step | Description | LabAdviser link | Image showing the step | |
---|---|---|---|---|
6.1 | SiO2 etch | Remove oxide with Sioetch in the areas where the metallic contact (cathodes) will be placed (section 8). Sioetch is BHF with a surfactant. | Wet Silicon Oxide Etch (BHF). Etch rates for BHF and HF etches are listed for oxides deposited with different methods. | |
6.2 | Optical microscope inspection | Inspect the pattern and alignment marks with an optical microscopes to check the result of the lithography step. The alignment marks should be clearly visible. | The different optical microscopes and their features are listed. | |
6.3 | Strip resist | The resist is removed with acetone. First 2-3 min in rough followed by 5 min in fine strip bath with ultrasound. | Comparison of different methods for removing resist. | |
6.4 | Stylus profiler inspection | The step height of the SiO2 in the doped and undoped areas are measured after the SiO2 etch. | Stylus profilers. The different stylus profilers and their features are described. |
7 Lithography - Negative process
Step | Description | LabAdviser link | Image showing the step | |
---|---|---|---|---|
7.1 | HMDS surface treatment | To ensure the resist sticks to the surface, the wafer is HMDS treated before resist spinning. | Several resist coaters can do the HMDS pretreatment. | |
7.2 | Spin resist on wafer frontside | The frontside of the wafer is covered with a resist layer. | Information about which resist coaters can be used, and which types of resists are available. The negative resist n-LOF 2020 are available in the automatic coater Spin Coater: Gamma UV and the manual coaters. | |
7.3 | Expose resist in aligner | The resist is exposed in an aligner, with a bright field mask. The alignment marks on the wafer need to be aligned to the marks on the mask. "Hard contact" is recommended. | Details on alignment marks (if you would design a mask). | |
7.4 | Post exposure bake (PEB) | For negative resist a PEB is crucial, where the wafer with resist is heated after exposure. | PEB can be done in the Developer TMAH UV-lithography, or on one of the hot plates and ovens. | |
7.5 | Develop photoresist | The non-exposed resist is removed, so that a resist pattern is formed on the surface. The resist has negative sloped side walls due to the nature of a negative resist, which is good for lift-off. | Information about n-LOF2020 and the lift-off process. | |
7.6 | Optical microscope inspection | Check the pattern and alignment marks with an optical microscope. The alignment marks should be aligned to the marks from the two previous lithography steps (section 2 and 5). Right image: alignment marks after the third lithography step. | The different optical microscopes and their features are listed. |
8 Aluminium pattern
Step | Description | LabAdviser link | Image showing the step | |
---|---|---|---|---|
8.1 | Aluminium deposition on wafer frontside | Deposit metal on the wafer frontside to fabricate contacts (contact cathodes). | Alcatel, materials can be deposited in this deposition tool. | |
8.2 | Aluminium deposition on wafer backside | Deposit metal for contacts (contact anode) on the wafer backside. | Deposition of Aluminum can be done with several machines in the cleanroom. | |
8.3 | Lift-off | Remove the resist and the metal deposited on top of the areas covered by resist. | Information about the lift-off process can be seen here. | |
8.4 | Optical microscope inspection | Check the final result with an optical microscope. | Optical microscopes | |
8.5 | Stylus profiler inspection | Check the final result by measuring the profile of the aluminium structures on the wafer frontside with a stylus profilometer. | Stylus profilers | |
8.6 | 4 point probe inspection | Measure the metal sheet resistance on the wafer backside with a 4 point probe. | 4 point probe |