Specific Process Knowledge/Thermal Process/Annealing: Difference between revisions
Line 22: | Line 22: | ||
! | ! | ||
[[Specific Process Knowledge/Thermal Process/C4 Aluminium Anneal furnace|Aluminium Anneal furnace (C4)]] | [[Specific Process Knowledge/Thermal Process/C4 Aluminium Anneal furnace|Aluminium Anneal furnace (C4)]] | ||
! | |||
[[Specific Process Knowledge/Thermal Process/Furnace: Multipurpose annealing| Multipurpose Anneal Furnace]] | |||
! | ! | ||
[[Specific_Process_Knowledge/Thermal_Process/RTP Jipelec 2| RTP2 Jipelec]] | [[Specific_Process_Knowledge/Thermal_Process/RTP Jipelec 2| RTP2 Jipelec]] | ||
! | ! | ||
[[Specific_Process_Knowledge/Thermal_Process/RTP Annealsys| RTP Annealsys (research tool)]] | [[Specific_Process_Knowledge/Thermal_Process/RTP Annealsys| RTP Annealsys (research tool)]] | ||
Line 36: | Line 36: | ||
|Annealing of wafers from Wafer Bonder 02 and from and PECVD4 and PECVD3. | |Annealing of wafers from Wafer Bonder 02 and from and PECVD4 and PECVD3. | ||
|Annealing of wafers with Al and ALD deposited AL2O3 and TiO2. | |Annealing of wafers with Al and ALD deposited AL2O3 and TiO2. | ||
|Annealing, oxidation and resist pyrolysis of different samples. | |||
|Rapid thermal processing, usually, annealing (RTA). | |Rapid thermal processing, usually, annealing (RTA). | ||
|Rapid thermal processing: RTA (annealing), RTO (oxidation), RTN (nitridation) and RTH (hydrogenation). | |Rapid thermal processing: RTA (annealing), RTO (oxidation), RTN (nitridation) and RTH (hydrogenation). | ||
|- | |- | ||
Line 50: | Line 50: | ||
| | | | ||
*N<sub>2</sub> | *N<sub>2</sub> | ||
| | | | ||
*N<sub>2</sub> | *N<sub>2</sub> | ||
Line 59: | Line 55: | ||
*H<sub>2</sub>-N<sub>2</sub> gas mixture | *H<sub>2</sub>-N<sub>2</sub> gas mixture | ||
*Vacuum is possible | *Vacuum is possible | ||
| | |||
*Ar | |||
*N<sub>2</sub> | |||
*Low vacuum is possible (min. 2/3 mbar) | |||
| | | | ||
*Ar | *Ar | ||
Line 76: | Line 76: | ||
| | | | ||
*Up to 500 <sup>o</sup>C | *Up to 500 <sup>o</sup>C | ||
| | |||
*Vacuum: 20 <sup>o</sup>C - 1050 <sup>o</sup>C¨ | |||
*No vacuum: 20 <sup>o</sup>C - 1100 <sup>o</sup>C | |||
| | | | ||
*20 <sup>o</sup>C - 1200 <sup>o</sup>C | *20 <sup>o</sup>C - 1200 <sup>o</sup>C | ||
* '''Max. 100 <sup>o</sup>C/s''' with '''carrier wafer''' or '''sample wafer''' | * '''Max. 100 <sup>o</sup>C/s''' with '''carrier wafer''' or '''sample wafer''' | ||
* '''Max. 50 <sup>o</sup>C/s''' with SiC-coated graphite '''susceptor''' | * '''Max. 50 <sup>o</sup>C/s''' with SiC-coated graphite '''susceptor''' | ||
| | | | ||
*700 <sup>o</sup>C - 1200 <sup>o</sup>C | *700 <sup>o</sup>C - 1200 <sup>o</sup>C | ||
Line 102: | Line 102: | ||
*1-30 50 mm wafers | *1-30 50 mm wafers | ||
*1-30 100 mm wafers | *1-30 100 mm wafers | ||
| | |||
*1-30 50 mm, 100 mm or 150 mm wafers | |||
*1-50 200 mm wafers | |||
*Small samples on a carrier wafer, horizontal | |||
| | | | ||
*Single-wafer process | *Single-wafer process | ||
*Chips on carrier | *Chips on carrier | ||
*50 mm, 100 mm or 150 mm wafers | *50 mm, 100 mm or 150 mm wafers | ||
| | | | ||
*Single-wafer process | *Single-wafer process | ||
Line 125: | Line 125: | ||
| | | | ||
*Wafers with Al | *Wafers with Al | ||
| | |||
*Depends on the furnace quartz ware: | |||
**Clean: Samples that have been RCA cleaned | |||
**Metal: Almost all materials, permission is needed | |||
**Resist (for pyrolysis) | |||
| | | | ||
*Silicon | *Silicon | ||
Line 131: | Line 136: | ||
*Metals - ask for permisson | *Metals - ask for permisson | ||
*III-V materials - '''below 440 °C''', otherwise it can lead to outgassing of toxic gases. | *III-V materials - '''below 440 °C''', otherwise it can lead to outgassing of toxic gases. | ||
| | | | ||
*Silicon | *Silicon |
Revision as of 15:05, 8 January 2024
Feedback to this page: click here
This page is written by DTU Nanolab internal
Annealing
At DTU Nanolab we have five furnaces and two RTP (rapid thermal processor) that can be used for annealing: Anneal-Oxide furnace (C1), Anneal-bond furnace (C3), Al_anneal furnace (C4), Multipurpose Anneal furnace, RTP2 Jipelec and RTP Annealsys (last one, reserved to research). Annealing normally takes place in an N2 atmosphere, or it can be done in H2 or a H2-N2 gas mixture in the Multipurpose Anneal furnace. PECVD PBSG glass is annealed in a wet atmosphere which will also oxidize the silicon substrate.
A 20-minute N2 annealing step is also included in all recipes on the oxidation furnace, this annealing is done after the oxidation.
Comparison of the annealing furnaces
General description | Annealing of 4" and 6" wafers. Annealing of wafers from the LPCVD furnaces and from PECVD4. | Annealing of wafers from Wafer Bonder 02 and from and PECVD4 and PECVD3. | Annealing of wafers with Al and ALD deposited AL2O3 and TiO2. | Annealing, oxidation and resist pyrolysis of different samples. | Rapid thermal processing, usually, annealing (RTA). | Rapid thermal processing: RTA (annealing), RTO (oxidation), RTN (nitridation) and RTH (hydrogenation). |
---|---|---|---|---|---|---|
Annealing gas |
|
|
|
|
|
|
Process temperature |
|
|
|
|
|
|
Substrate and Batch size |
|
|
|
|
|
|
Allowed materials |
|
|
|
|
|
|