Specific Process Knowledge/Lithography/EBeamLithography/JEOLPatternPreparation: Difference between revisions
| Line 32: | Line 32: | ||
== Alignment preparation == | == Alignment preparation == | ||
===Wafer scale and chip array alignment=== | |||
There is two fundamentally different approaches to pattern alignment on the JEOL 9500 system. One can either do a wafer scale layout where essentially one design covering all elements of the pattern is exposed. Or, one can expose chips instanced into an array. In the first case the pattern can only be aligned via global alignment to a single set of alignment marks defining the wafer coordinate system. In the second case, an initial wafer alignment is made but each chip can then be individually aligned to an extra set of individual chip alignment marks. This is illustrated below. | |||
{| style="border: none; border-spacing: 0; margin: 1em auto; text-align: center;" | {| style="border: none; border-spacing: 0; margin: 1em auto; text-align: center;" | ||