Specific Process Knowledge/Etch/III-V ICP/InP-InGaAsP-InGaAs: Difference between revisions

From LabAdviser
Bghe (talk | contribs)
Bghe (talk | contribs)
Line 81: Line 81:
Image:S4_30dg_midt_10.jpg| 30 dg view: low roughness in the trenches
Image:S4_30dg_midt_10.jpg| 30 dg view: low roughness in the trenches
Image:S4_30dg_midt_11.jpg|30 dg view: low roughness in the trenches
Image:S4_30dg_midt_11.jpg|30 dg view: low roughness in the trenches
Image:S4_midt_05.jpg: top view low roughness in trench and in the large area
Image:S4_midt_05.jpg|: top view low roughness in trench and in the large area




</gallery>
</gallery>

Revision as of 12:31, 19 June 2018

Feedback to this page: click here

InP/InGaAsP/InGaAs etch

Unselective etch for large sized features and small aspect ratios by David Larsson, DTU Photonics, 2011

Recipe InP Etch 1/InP Precond 1
Cl2 flow 20 sccm
N2 flow 40 sccm
Ar flow 10 sccm
Platen power 100 W
Coil power 500 W
Pressure 2 mTorr
Platen chiller temperature 180 oC


Results (InP Etch 1)
Etch rate 500-600 nm/min
Sidewall angle 86-87 o
Selectivity (InP:SiO2, InP:HSQ) 50:1

InP etching June 2018

Etching of an InP piece on Si carrier

InP piece patterned with SiO2. The piece was etched on top of a Si wafer without bonding. The recipe "InP etch" was used. The roughness looks high in the bottom of the etched areas, especially in the large open areas.


Etching of an InP piece on SiO2 carrier

InP piece patterned with SiO2. The piece was etched on top of a Si wafer coated with SiO2 without bonding. The recipe "InP etch" was used. The roughness looks low in the bottom of the etched areas, even in the large open areas.