Jump to content

Specific Process Knowledge/Bonding: Difference between revisions

Rkch (talk | contribs)
No edit summary
Rkch (talk | contribs)
Line 13: Line 13:
*[[/Anodic bonding|Anodic bonding]]
*[[/Anodic bonding|Anodic bonding]]


== Comparing the three bonding methods in the EVG NIL (EVG NIL has been <span style ="color: red"> Decommissioned </span>) ==
== Comparing the three bonding methods in the wafer bonder 2 ==


{| border="2" cellspacing="0" cellpadding="2"  
{| border="2" cellspacing="0" cellpadding="2"  
Line 54: Line 54:
|-style="background:WhiteSmoke; color:black"
|-style="background:WhiteSmoke; color:black"
!Substrate size
!Substrate size
|Up to 6" (aligning only possible for 4" and 6")
|Up to 6"
|Up to 6" (aligning only possible for 4" and 6")
|Up to 6"
|Up to 6" (aligning only possible for 4" and 6") 
|Up to 6"  
|-
|-


Line 67: Line 67:


|-style="background:WhiteSmoke; color:black"
|-style="background:WhiteSmoke; color:black"
!IR alignment
!Backside alignment
|Double side polished wafers.
|Double side polished wafers.
|Double side polished wafers.
|Double side polished wafers.