Specific Process Knowledge/Lithography/EBeamLithography/RaithElphy: Difference between revisions

From LabAdviser
Wiltid (talk | contribs)
Wiltid (talk | contribs)
mNo edit summary
Line 18: Line 18:


== Getting started ==
== Getting started ==
<span style="font-size: 90%; text-align: right;">[[Specific_Process_Knowledge/Lithography/EBeamLithography/JEOL_JBX-9500FSZ#top|Go to top of this page]]</span>


[[Image:Conversion.png|600px|right|]]
[[Image:Conversion.png|600px|right|]]
Line 55: Line 53:


== General Rules ==
== General Rules ==
<span style="font-size: 90%; text-align: right;">[[Specific_Process_Knowledge/Lithography/EBeamLithography/JEOL_JBX-9500FSZ#top|Go to top of this page]]</span>


For safety reasons, even fully trained users are only authorized to mount substrates into the e-beam cassettes, but not authorized to load the cassettes into the autoloader.  
For safety reasons, even fully trained users are only authorized to mount substrates into the e-beam cassettes, but not authorized to load the cassettes into the autoloader.  
Line 66: Line 62:


== Cassettes ==
== Cassettes ==
<span style="font-size: 90%; text-align: right;">[[Specific_Process_Knowledge/Lithography/EBeamLithography/JEOL_JBX-9500FSZ#top|Go to top of this page]]</span>


Some cassettes are made of Aluminum, others of Titanium. The thermal expansion coefficient of Ti is much lower than of Al; bear this in mind if you have crucial patterns to expose.  
Some cassettes are made of Aluminum, others of Titanium. The thermal expansion coefficient of Ti is much lower than of Al; bear this in mind if you have crucial patterns to expose.  
Line 93: Line 88:


== Design of global marks and chip marks ==
== Design of global marks and chip marks ==
<span style="font-size: 90%; text-align: right;">[[Specific_Process_Knowledge/Lithography/EBeamLithography/JEOL_JBX-9500FSZ#top|Go to top of this page]]</span>


If you need to align an exposure to an existing pattern on a wafer you need wafer marks (or global marks) to align your exposure to. This requires global marks and chip marks on the wafer, optimization of gain settings of backscattered electron detector ('''ACGRG'''), and execution of subprograms that detects global marks and chip marks ('''SETWFR''' and '''CHIPAL'''). The subprograms are discussed in details in the manual.
If you need to align an exposure to an existing pattern on a wafer you need wafer marks (or global marks) to align your exposure to. This requires global marks and chip marks on the wafer, optimization of gain settings of backscattered electron detector ('''ACGRG'''), and execution of subprograms that detects global marks and chip marks ('''SETWFR''' and '''CHIPAL'''). The subprograms are discussed in details in the manual.

Revision as of 17:48, 14 February 2016

Feedback to this page: click here


THIS PAGE IS UNDER CONSTRUCTION


Please contact William Tiddi for information and training on this equipment.

Manual

Manual for Raith Elphy

Technical Information

For an overview on the SEM imaging capabilities (which are relevant during patterning as well), see Specific_Process_Knowledge/Characterization/SEM:_Scanning_Electron_Microscopy

For information regarding patterning, see comparison table at Specific_Process_Knowledge/Lithography/EBeamLithography

Getting started

To request for an e-beam training session, contact e-beam@danchip.dtu.dk; a DTU Danchip personnel will hereafter provide a time slot. Users require at least 4 training sessions before being allowed full acccess to the machine. The first training will focus on file preparation and compilation alone.


It takes several months to get full authorization to the machine. Therefore, if you are either in a hurry, or a visiting researcher, or only require a few e-beam exposures to fulfill your project, let one of your authorized colleagues expose for you.


Before you request for a training on the machine, fulfill the following steps:

Prepare a v30-file:

  1. Prepare your pattern using a layout software (L-edit, CleWin, CAD) and export that to GDS format. Check your GDS-file by importing it in e.g. CleWin or L-edit. In order to reach the files from the computers inside the cleanroom it is recommended to either dropbox them or send them per email to yourself.
  2. Convert the GDS file to v30 using BEAMER; a manual for BEAMER software is found here

Create sdf and jdf-files:

  1. download SuperEdi,
  2. read the sdf and jdf-file manual found here,
  3. find templates of sdf and jdf files on the cleanroom drive in the folder E-beam sdf and jdf templates.

Gather Experience

  1. Assist a fully trained colleague of yours when she or he e-beam writes, gather as much knowledge about your e-beam run, i.e. which e-beam current, aperture and dose to use, which shot pitch (e.g. SHOT A,10).
  2. Study the logbook for the e-beam writer: sheet 1 gives you an overview of which condition files (currents and apertures) have been in use recently by which user on which type of resist. On sheet 2 in this logbook you can find a writing time estimation program.
  3. Study the manual for the machine, it can be found here

Prepare a process flow

  1. Describe your entire process in a process flow. The process flow should include all information such as type and thickness of resist, size and type of substrate, which processes are to be done before and after e-beam writing. Find process flow templates here. Attach your process flow to your request for training.


General Rules

For safety reasons, even fully trained users are only authorized to mount substrates into the e-beam cassettes, but not authorized to load the cassettes into the autoloader.

To use the e-beam writer, book the machine via LabManager, note the number and type of substrate as well as the condition file to be used in the 'Public Comment:' field in LabManager. Mount your substrate in the cassette and pre-align if necessary. Call for help from DTU Danchip staff to load your cassette into the robot loader (the autoloader).

After your exposure, fully trained users can unload their cassettes from the autoloader, unmount their substrates and re-load an empty cassette into the autoloader. If you are unable to unmount your substrates before another user requires the cassette, you must accept that either the next user or DTU Danchip personel unmount your substrates.

Cassettes

Some cassettes are made of Aluminum, others of Titanium. The thermal expansion coefficient of Ti is much lower than of Al; bear this in mind if you have crucial patterns to expose.

Keep an eye on the wafer orientation when you mount; the 2" aluminum cassette still have wafer orientation flat-up.


chip Al/Cu cassette with slot widths of 20 mm, 12 mm, 8 mm and 4 mm 2" Ti cassette; wafer orientation is flat-down 2" Al cassette; wafer orientation is flat-up 4" Ti cassette; wafer orientation is flat-down 4" Al cassette; wafer orientation is flat-down



Design of global marks and chip marks

If you need to align an exposure to an existing pattern on a wafer you need wafer marks (or global marks) to align your exposure to. This requires global marks and chip marks on the wafer, optimization of gain settings of backscattered electron detector (ACGRG), and execution of subprograms that detects global marks and chip marks (SETWFR and CHIPAL). The subprograms are discussed in details in the manual.

Please note that manual alignment (using the SEM) is not allowed. You should use semi-automatic alignment only. In rare cases where semi-automatic alignment is impossible, you should remove the resist around the wafer marks before loading the wafer/chip into the machine.

Definition of length and width of global mark, use L = 500-1000 µm, W 3-5 µm Text around mark is not recommended Fabricate 2 - 3 P and Q marks. Place the P marks on the left side of the wafer and Q marks to the right. Do not place the marks closer than 15 mm to the edges of the wafer. Example of chip with 4 chip marks. Always position the chip marks outside the chip pattern. Position of chip marks are entered in jdf file using chip coordinate system, i.e. center of chip is (0,0).

1 Material:

Global marks or chip marks should be clearly visible in a 100keV SEM, i.e. preferably defined by Ti/Au or another 'heavy' metal, alternatively the wafer marks should be etched. In Si, etched mark should be around 1 µm deep in order to be detectable by the machine. Shallow etched (even 200 nm etched profiles) global marks or global marks in Si or marks defined by a light metal as Al can be hard to locate manually as well as automatically by the machine.

2 Design:

  • Global marks: You need at least two wafer marks, a P mark and a Q mark. It is recommended to have many P and Q marks available on the wafer to choose from. The x-coordinate of the P mark should be smaller than the x-coordinate of the Q mark. The global marks should either be crosses or L-shaped, they should be as narrow as possible and 500 - 1000 microns in length. If the wafer contains a number of identical marks, the marks should be marked in order to identify the 'right' alignment mark (the scan width of the SEM is 1 mm x 1 mm). Text around the wafer mark is NOT recommended. Wafer marks formed as crosses with lengths of 1000 microns and 3-5 microns in width are recommended.
  • Chip marks: Prepare 1 or 4 chip marks on every chip. The chip marks can be smaller than global marks, as only very fine alignment is performed with chip marks. The chip marks should either be crosses or L-shaped and text around the marks is NOT recommended.