Jump to content

Specific Process Knowledge/Etch/Etching of Silicon Oxide: Difference between revisions

Line 15: Line 15:
! RIE
! RIE
! AOE
! AOE
|-  
|- valign="top"
|'''General description'''
|'''General description'''
|
|
Line 23: Line 23:
|
|
*Anisotropic etch: vertical sidewalls, especially good for deep etch and high aspect ratio etch  
*Anisotropic etch: vertical sidewalls, especially good for deep etch and high aspect ratio etch  
|-
|-valign="top"
|'''Possible masking materials'''
|'''Possible masking materials'''
|
|
Line 38: Line 38:
*(Poly)Silicon
*(Poly)Silicon
*Aluminium
*Aluminium
|-  
|- valign="top"
|'''Etch rate'''
|'''Etch rate'''
|
|
Line 47: Line 47:
|
|
*Typically 200-600 nm/min can be increased or decreased by using other recipe parameters.
*Typically 200-600 nm/min can be increased or decreased by using other recipe parameters.
|-
|-valign="top"
|'''Batch size'''
|'''Batch size'''
|
|
Line 55: Line 55:
|
|
*1 wafer at a time
*1 wafer at a time
|-
|-valign="top"
|'''Size of substrate'''
|'''Size of substrate'''
|
|
Line 63: Line 63:
|
|
*6" or 4" depending on the setup (smaller pieces if you have a carrier wafer)  
*6" or 4" depending on the setup (smaller pieces if you have a carrier wafer)  
|-
|-valign="top"
|'''Allowed materials'''
|'''Allowed materials'''
|
|