Jump to content

Specific Process Knowledge/Thermal Process/C4 Aluminium Anneal furnace: Difference between revisions

Pevo (talk | contribs)
Pevo (talk | contribs)
Line 17: Line 17:
==Overview of the performance of Aluminium Anneal furnace and some process related parameters==
==Overview of the performance of Aluminium Anneal furnace and some process related parameters==


{| border="2" cellspacing="0" cellpadding="0"  
{| border="2" cellspacing="0" cellpadding="2"  
|-
|-
!style="background:silver; color:black;" align="center"|Purpose  
!style="background:silver; color:black;" align="center"|Purpose  
|style="background:LightGrey; color:black"|Annealing
|style="background:LightGrey; color:black"|
|style="background:WhiteSmoke; color:black"|
*Annealing of wafers with aluminium
*Annealing of wafers with aluminium
*Oxidation of wafers with aluminium
*Oxidation of wafers with aluminium
|style="background:WhiteSmoke; color:black"|
|-
|-
!style="background:silver; color:black" align="center" valign="center" rowspan="3"|Process parameter range
!style="background:silver; color:black" align="center" valign="center" rowspan="3"|Process parameter range
Line 44: Line 45:
*1-30 100 mm wafers (or 50 mm wafers)  
*1-30 100 mm wafers (or 50 mm wafers)  
|-
|-
| style="background:LightGrey; color:black"|Substrate material allowed
| style="background:LightGrey; color:black"|Substrate materiasl allowed
|style="background:WhiteSmoke; color:black"|
|style="background:WhiteSmoke; color:black"|
*Silicon wafers with alluminium.
*Silicon wafers with alluminium.
*Wafers are allowed enter the furnace after Al lift-off or after Al etch and resist strip in acetone
*Wafers are allowed enter the furnace after aluminium lift-off or after aluminium etch and resist strip in acetone
|-  
|-  
|}
|}