Jump to content

Specific Process Knowledge/Thermal Process/C3 Anneal-bond furnace: Difference between revisions

Pevo (talk | contribs)
Pevo (talk | contribs)
Line 60: Line 60:
*Silicon wafers with layers of silicon oxide or silicon (oxy)nitride (RCA cleaned)
*Silicon wafers with layers of silicon oxide or silicon (oxy)nitride (RCA cleaned)
*Quartz wafers (RCA cleaned)
*Quartz wafers (RCA cleaned)
*From bonding in EVG NIL directly (assuming they fulfilled the above before entering the EVG NIL)
*From bonding in EVG NIL directly (assuming they were clean and not contain any metal when entering EVG NIL)
|-  
|-  
|}
|}