Jump to content

Specific Process Knowledge/Etch/KOH Etch: Difference between revisions

Kabi (talk | contribs)
Kabi (talk | contribs)
No edit summary
Line 11: Line 11:


Key facts for the different etch baths available at Danchip are resumed in the table:
Key facts for the different etch baths available at Danchip are resumed in the table:
===KOH solutions===
{| border="2" cellspacing="0" cellpadding="4" align="left"
!
! 28 wt% KOH
! 28 wt% KOH sat. with IPA
|-
|'''General description'''
|
:Etch of Si(100)
|
:Etch of Si(100) with boron etch-stop
|-
|'''Link to safety APV and KBA'''
|
:[http://www.labmanager.danchip.dtu.dk/d4Show.php?id=1906&mach=248 see APV here]
:[http://kemibrug.dk/KBA/CAS/106882/?show_KBA=1&portaldesign=1 see KBA here]
|
:[http://www.labmanager.danchip.dtu.dk/d4Show.php?id=1906&mach=49 see APV here]
:[http://kemibrug.dk/KBA/CAS/106882/?show_KBA=1&portaldesign=1 see KBA here]
|-
|'''Chemical solution'''
|
:KOH:H<sub>2</sub>O  - 500 g : 1000 ml
|
:KOH:H<sub>2</sub>O:IPA -  500 g : 1000 ml : ?? ml
|-
|'''Process temperature'''
|
*60 <sup>o</sup>C
*70 <sup>o</sup>C
*80 <sup>o</sup>C (standard - fast etch)
|
:
*70 <sup>o</sup>C
|-
|'''Possible masking materials'''
|
*Stoichiometric Si<sub>3</sub>N<sub>4</sub>
*Si-rich Si<sub>3</sub>N<sub>4</sub>
*PECVD Si<sub>3</sub>N<sub>4</sub>
*Thermal SiO<sub>2</sub>
|
*Stoichiometric Si<sub>3</sub>N<sub>4</sub>
*Si-rich Si<sub>3</sub>N<sub>4</sub>
*PECVD Si<sub>3</sub>N<sub>4</sub>
*Thermal SiO<sub>2</sub>
|-
|'''Etch rate in Si'''
|
*~0.4 µm/min (60 <sup>o</sup>C)
*~0.7 µm/min (70 <sup>o</sup>C)
*~1.3 µm/min (80 <sup>o</sup>C)
|
*~0.2 µm/min (70 <sup>o</sup>C)
:in p<sup>++</sup> (doping level > 5x10<sup>19</sup> cm<sup>-3</sup>)
|-
|'''Etch rate in SiO<sub>2</sub>'''
|
*~6nm/min (80 <sup>o</sup>C) ''theoretical value''
*~1.2nm/min (60 <sup>o</sup>C) ''theoretical value''
|.
|-
|'''Roughness'''
|
:Typical: 100-600 Å
|
:May form hillocks (pyramidal)
|-
|'''Batch size'''
|
:1-25 wafers at a time
|
:1-25 wafer at a time
|-
|'''Size of substrate'''
|
:4" wafers
|
:4" wafers
|-
|'''Allowed materials'''
|
*Silicon
*Silicon Oxide
*Silicon Nitride
*Silicon Oxynitride
|
*Silicon
*Silicon Oxide
*Silicon Nitride
*Silicon Oxynitride
|-
|}
<br clear="all" />
<br clear="all" />


===KOH solutions===
===KOH solutions===