Specific Process Knowledge/Etch/Etching of Silicon/Si etch using ASE: Difference between revisions
Appearance
| Line 8: | Line 8: | ||
Two recipes have been optimized for the ASE. Their specification is on a 10 % etch load wafer with trenches. | Two recipes have been optimized for the ASE. Their specification is on a 10 % etch load wafer with trenches. | ||
* '''Shallolr''': The shallow etch process will etch a 2 | * '''Shallolr''': The shallow etch process will etch a 2 µm opening down to make a 20 µm trench. | ||
* '''Deepetch''': The deep etch process will etch a 50 | * '''Deepetch''': The deep etch process will etch a 50 µm opening down to make a 300 µm trench. | ||
The standardization procedure on the ASE covers these two etches. | The standardization procedure on the ASE covers these two etches. | ||
== Recipes on the ASE == | == Recipes on the ASE == | ||