Specific Process Knowledge/Etch/ICP Metal Etcher: Difference between revisions
Appearance
New page: ==Etching of nanostructures in silicon using the ICP Metal Etcher== === s === Two recipes have been optimized for the ASE. Their specification is on a 10 % etch load wafer with trenches... |
No edit summary |
||
| Line 2: | Line 2: | ||
{| border="2" cellpadding="2" cellspacing="1" | {| border="2" cellpadding="2" cellspacing="1" | ||
| Line 41: | Line 27: | ||
! rowspan="6" align="center"| Main | ! rowspan="6" align="center"| Main | ||
| Gas | | Gas | ||
| | | HBr 20 sccm | ||
|- | |- | ||
| Pressure | | Pressure | ||
| Line 47: | Line 33: | ||
|- | |- | ||
| Power | | Power | ||
| | | 900 W CP, 50 W PP | ||
|- | |- | ||
| Temperature | | Temperature | ||
| Line 56: | Line 42: | ||
|- | |- | ||
| Time | | Time | ||
| | | ? secs | ||
|- | |- | ||
|} | |} | ||
ER 200 nm/min, 3:1 over resist. Vertical profile. To improve selectivity to oxide under-layers you can add a small amount of O2 ( e.g 2 sccm if the MFC is small enough). This should not give an undercut. | |||
<gallery caption="Standardization images of the shallolr recipe" widths="300px" heights="300px" perrow="2"> | <gallery caption="Standardization images of the shallolr recipe" widths="300px" heights="300px" perrow="2"> | ||