Specific Process Knowledge/Lithography/EBeamLithography/JEOLPatternPreparation: Difference between revisions
| Line 46: | Line 46: | ||
|- | |- | ||
| colspan="1" style="text-align:center;| | | colspan="1" style="text-align:center;| | ||
Illustration of wafer scale pattern alignment and chip array alignment. | Illustration of wafer scale pattern alignment and chip array alignment for two designs, L1 and L2. | ||
|} | |} | ||