Jump to content

Specific Process Knowledge/Etch/ICP Metal Etcher/silicon oxide: Difference between revisions

Bghe (talk | contribs)
Jmli (talk | contribs)
No edit summary
Line 1: Line 1:
'''Feedback to this page''': '''[mailto:labadviser@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Etch/ICP_Metal_Etcher/silicon_oxide click here]'''  
'''Feedback to this page''': '''[mailto:labadviser@nanolab.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.nanolab.dtu.dk/index.php/Specific_Process_Knowledge/Etch/ICP_Metal_Etcher/silicon_oxide click here]'''  


It is possible to etch SiO2 in the ICP metal etcher but it is not designed for it and the results are not fantastic. It is a challenge to get a good selectivity to resist (typically in the range of 1:1 or worse) and it is probably not possible to get a profile angle of 90 degrees. More likely about 75-85 degrees. Different chemistries can be applied either based on CF4 or C4F8. If seems that C4F8 can give the best selectivity to resist (best case I have seem was 1:11 but it depends a lot on the process parameters)).  If low coil power is needed CF4 chemistry is used because C4F8 needs a higher power to generate a plasma. ''/bghe 2016-04-25 ''
It is possible to etch SiO2 in the ICP metal etcher but it is not designed for it and the results are not fantastic. It is a challenge to get a good selectivity to resist (typically in the range of 1:1 or worse) and it is probably not possible to get a profile angle of 90 degrees. More likely about 75-85 degrees. Different chemistries can be applied either based on CF4 or C4F8. If seems that C4F8 can give the best selectivity to resist (best case I have seem was 1:11 but it depends a lot on the process parameters)).  If low coil power is needed CF4 chemistry is used because C4F8 needs a higher power to generate a plasma. ''/bghe 2016-04-25 ''
Line 35: Line 35:
|-style="background:Black; color:White"
|-style="background:Black; color:White"
!Results  
!Results  
!Test on wafer with 50% load (Travka 50), by BGHE @danchip
!Test on wafer with 50% load (Travka 50), by BGHE @nanolab
!100% load on 100mm wafers with Barc and KRF (no mask)
!100% load on 100mm wafers with Barc and KRF (no mask)
|-
|-
Line 145: Line 145:
|-
|-
|SEM profile images
|SEM profile images
|[[File:ICP metal s007592_21.jpg|200px]] [[File:ICP metal s007592_24.jpg|200px]]<br> ''by bghe@danchip (2015-06-02)''
|[[File:ICP metal s007592_21.jpg|200px]] [[File:ICP metal s007592_24.jpg|200px]]<br> ''by bghe@nanolab (2015-06-02)''
|-
|-
|Etch rate in barc
|Etch rate in barc
Line 151: Line 151:
|-
|-
|Etch rate in KRF resist
|Etch rate in KRF resist
|34 nm/min ''by bghe@danchip (2015-06-02)''
|34 nm/min ''by bghe@nanolab (2015-06-02)''
|-
|-
|Comments
|Comments
|
|
*Sample: s007592 ''by bghe@danchip (2015-06-02)''
*Sample: s007592 ''by bghe@nanolab (2015-06-02)''
*See Martin Lind Ommen's results with hard masks in Process2share: [http://process2share.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Etch/Etching_of_SiO2] <br> There were problems with polymer on the surface after etching.
*See Martin Lind Ommen's results with hard masks in Process2share: [http://process2share.nanolab.dtu.dk/index.php/Specific_Process_Knowledge/Etch/Etching_of_SiO2] <br> There were problems with polymer on the surface after etching.
|}
|}


Line 191: Line 191:
|-style="background:Black; color:White"
|-style="background:Black; color:White"
!Results  
!Results  
!Test on wafer with 50% load (Travka 50), by BGHE @danchip
!Test on wafer with 50% load (Travka 50), by BGHE @nanolab
|-
|-
|Etch rate of thermal oxide
|Etch rate of thermal oxide
Line 234: Line 234:
**same step size: 20nm
**same step size: 20nm
**px1283mk: alignment mark for finfet
**px1283mk: alignment mark for finfet
**dose 280uc  3x3 at x pitch 10mm y pitch10mm in wafer center
**dose 280uc  3x3 at x pitch 10mm y pitch 10 mm in wafer center
   px1283lablejan1542014t1  250uc
   px1283lablejan1542014t1  250uc
     at 40mm x y  
     at 40mm x y  
Line 246: Line 246:
**494.53nm
**494.53nm
**SiO2 etched 1152-495=657nm
**SiO2 etched 1152-495=657nm
**SiO2 etch rate: 131nm/min
**SiO2 etch rate: 131 nm/min
*sem zeiss,  1:50am Jan162014 still as over 200nm zep remains on the wafer for line400p1000, need high dose as 320uc. 280uc is not enough to go through 560nm thick zep520A
*sem zeiss,  1:50am Jan162014 still as over 200 nm zep remains on the wafer for line400p1000, need high dose as 320uc. 280uc is not enough to go through 560 nm thick zep520A
|-
|-
|}
|}