Specific Process Knowledge/Etch/III-V ICP: Difference between revisions
No edit summary |
|||
Line 1: | Line 1: | ||
'''Feedback to this page''': '''[mailto:labadviser@ | '''Feedback to this page''': '''[mailto:labadviser@nanolab.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.nanolab.dtu.dk/index.php?title=Specific_Process_Knowledge/Etch/III-V_ICP click here]''' | ||
[[Image:III-VICP.jpg |300x300px|thumb|The SPTS III/V ICP in the | [[Image:III-VICP.jpg |300x300px|thumb|The SPTS III/V ICP in the STU Nanolab cleanroom B-1]] | ||
== The III-V ICP == | == The III-V ICP == | ||
Line 11: | Line 11: | ||
'''The user manual, user APV and contact information can be found in LabManager:''' | '''The user manual, user APV and contact information can be found in LabManager:''' | ||
Equipment info in [http://www.labmanager | Equipment info in [http://www.labmanager.dtu.dk/function.php?module=Machine&view=view&mach=268| LabManager] | ||
==Process information== | ==Process information== |
Revision as of 10:22, 25 November 2019
Feedback to this page: click here
The III-V ICP
Name: PRO ICP
Vendor: STS (now SPTS)
The III-V ICP is a state-of-the-art etch tool. The combination of advanced hardware and software enables you to either use the optimized standard processes or to tailor etch processes for your specific needs. The tool can be used for etching of different materials, but is primarily intented for etching of III-V materials.
The user manual, user APV and contact information can be found in LabManager:
Equipment info in LabManager
Process information
Etch recipes
Purpose | Dry etch of |
| |||||||||
---|---|---|---|---|---|---|---|---|---|---|---|
Performance | Etch rates |
| |||||||||
Anisotropy |
| ||||||||||
Process parameter range | Process pressure |
| |||||||||
RF Generators |
| ||||||||||
Chiller temperature |
| ||||||||||
Gas flows |
| ||||||||||
Substrates | Batch size |
| |||||||||
Substrate material allowed |
| ||||||||||
Possible masking material |
|
Additional information
Wafer bonding
To find information on how to bond wafers or chips to a carrier wafer, click here.