Specific Process Knowledge/Thin film deposition/Deposition of Silicon: Difference between revisions

From LabAdviser
Knil (talk | contribs)
No edit summary
Knil (talk | contribs)
Line 33: Line 33:
! Sputter ([[Specific Process Knowledge/Etch/IBE⁄IBSD Ionfab 300|IBE/IBSD Ionfab 300]])
! Sputter ([[Specific Process Knowledge/Etch/IBE⁄IBSD Ionfab 300|IBE/IBSD Ionfab 300]])
! Sputter ([[Specific Process Knowledge/Thin film deposition/Alcatel|Alcatel]])
! Sputter ([[Specific Process Knowledge/Thin film deposition/Alcatel|Alcatel]])
! E-beam evaporation ([[Specific Process Knowledge/Thin film deposition/III-V Dielectric evaporator|III-V Dielectric evaporator]])
|-  
|-  
|-style="background:WhiteSmoke; color:black"
|-style="background:WhiteSmoke; color:black"
Line 45: Line 46:


| Sputter deposition of Si. '''Not''' recommended as first choice for Si deposition.
| Sputter deposition of Si. '''Not''' recommended as first choice for Si deposition.
| E-beam evaporation of Si.
|-
|-
|-style="background:LightGrey; color:black"
|-style="background:LightGrey; color:black"
! Doping facility
! Doping facility
Line 53: Line 56:
|None
|None
|None
|None
 
|None
|-
|-
|-style="background:WhiteSmoke; color:black"
|-style="background:WhiteSmoke; color:black"
Line 62: Line 65:
|None
|None
|RF Ar clean
|RF Ar clean
 
| 
|-
|-
|-style="background:LightGrey; color:black"
|-style="background:LightGrey; color:black"
Line 71: Line 74:
|No defined limits
|No defined limits
|10Å to 2000Å  
|10Å to 2000Å  
|10Å to 2500Å
|-
|-


Line 83: Line 87:
| About 6-8 nm/min. See more [[Specific_Process_Knowledge/Etch/IBE⁄IBSD_Ionfab_300/IBSD_of_Si|here.]]
| About 6-8 nm/min. See more [[Specific_Process_Knowledge/Etch/IBE⁄IBSD_Ionfab_300/IBSD_of_Si|here.]]
|2Å/s to 8Å/s (see below).
|2Å/s to 8Å/s (see below).
 
|1Å/s to 5Å/s (see below).
|-
|-
|-style="background:LightGrey; color:black"
|-style="background:LightGrey; color:black"
Line 92: Line 96:
|Platen: 5-60 <sup>o</sup>C
|Platen: 5-60 <sup>o</sup>C
|?
|?
 
|20-250 <sup>o</sup>C
|-
|-


Line 101: Line 105:
|.
|.
|Not known
|Not known
|Poor
|Poor
|Poor
|-
|-
Line 111: Line 116:
|Not tested
|Not tested
|Bad for pyrex, for other materials we do not know
|Bad for pyrex, for other materials we do not know
|&nbsp;
|-
|-


Line 135: Line 141:
*Up to 1x4" wafers
*Up to 1x4" wafers
*smaller pieces
*smaller pieces
|
* 2"
* chips


|-style="background:LightGrey; color:black"
|-style="background:LightGrey; color:black"
Line 154: Line 163:
|
|
*Same materials as on the allowed materials below
*Same materials as on the allowed materials below
|
* Silicon wafers
* Quartz wafers
* Pyrex wafers
|
|
* Silicon wafers
* Silicon wafers
Line 198: Line 211:
* SU-8
* SU-8
* Metals  
* Metals  
|   
* III-V materials
* Silicon wafers
* Resists
|-
|-


Line 208: Line 225:
| The system is used both for IBSD and IBE. Si deposition can only be performed when it is set up for IBSD.
| The system is used both for IBSD and IBE. Si deposition can only be performed when it is set up for IBSD.
| This process is not running really stable nowadays.
| This process is not running really stable nowadays.
 
| &nbsp;
|}
|}

Revision as of 09:15, 20 October 2014

Feedback to this page: click here


PolySilicon can be deposited in several Danchip tools. Either it can be sputtered or be deposited in the PolySilicon furnace. In the chart below you can compare the two different deposition methods:


Deposition of PolySilicon using LPCVD

Danchip has two furnaces for deposition of LPCVD (Low Chemical Vapour Deposition) polysilicon: A 6" furnace (installed in 2011) for deposition of standard polySi, amorphous polySi and boron doped polySi on 100 mm or 150 mm wafers and a 4" furnace (installed in 1995) for deposition of standard polySi, amorphous polySi, boron- and phosphorous doped polySi on 100 mm wafers. In LabManager the two furnaces are named "Furnace: LPCVD Poly-Si (4") (B4)" and "Furnace: LPCVD Poly-Si (6") (E2)", respectively.


Deposition of Silicon using sputter deposition technique

At DANCHIP you can also deposit silicon using Wordentec, PVD co-sputter/evaporation or IBE Ionfab300 sputter systems. (There is also a Si sputter target in Alcatel, but the process is not running stable nowadays). One of the advantages here is that you can deposit on any material you like.


Comparison of the methods for deposition of Silicon

Sputter (PVD co-sputter/evaporation) 4" and 6" Furnace PolySi (Furnace LPCVD PolySi) Sputter (Wordentec) Sputter (IBE/IBSD Ionfab 300) Sputter (Alcatel) E-beam evaporation (III-V Dielectric evaporator)
General description Sputter deposition of Si LPCVD (low pressure cheimical vapour deposition) of polysilicon Sputter deposition of Si. Ion beam sputter deposition of Si. Sputter deposition of Si. Not recommended as first choice for Si deposition. E-beam evaporation of Si.
Doping facility None Can be doped with boron or phosphorus during deposition None None None None
Pre-clean RF Ar clean New wafers can go directly into the furnace. Processed wafers have to be RCA cleaned RF Ar clean None RF Ar clean  
Layer thickness 10Å to about 3000Å ~50Å to 2µm, if thicker layers are needed please ask the furnace team. 10Å to about 3000Å No defined limits 10Å to 2000Å 10Å to 2500Å
Deposition rate Dependent on process parameters, but in the order of 1 Å/s. See more here
  • undoped, boron doped:~100Å/min
  • Phospher doped:~20Å/min

In the order of 1 Å/s, but dependendt on process parameters. See more here.

About 6-8 nm/min. See more here. 2Å/s to 8Å/s (see below). 1Å/s to 5Å/s (see below).
Process temperature Option: heating wafer up to 400 deg C 560 oC (amorph) and 620 oC (poly) ? Platen: 5-60 oC ? 20-250 oC
Step coverage . Good . Not known Poor Poor
Adhesion . Good for fused silica, silicon oxide, silicon nitride, silicon . Not tested Bad for pyrex, for other materials we do not know  
Batch size
  • 4x 6" wafers or
  • 4x 4" wafers or
  • 4x 2" wafers
  • 1-30 wafers (4" furnace)
  • 1-25 wafes (6" furnace)
  • 24x 2" wafers or
  • 6x 4" wafers or
  • 6x 6" wafers
  • Several small samples mounted with capton tape
  • 1x 50 mm wafer
  • 1x 100 mm wafer
  • 1x 150 mm wafer
  • 1x 200 mm wafer
  • Up to 1x4" wafers
  • smaller pieces
  • 2"
  • chips
Allowed substrates
  • Silicon wafers
  • Quartz wafers
  • Pyrex wafers
  • Silicon wafers (new or RCA cleaned)
    • with layers of silicon oxide or silicon (oxy)nitride
    • from the A, B and E stack furnaces
  • Quartz/fused silica wafers (RCA cleaned)
  • Silicon wafers
  • Quartz wafers
  • Pyrex wafers
  • Same materials as on the allowed materials below
  • Silicon wafers
  • Quartz wafers
  • Pyrex wafers
  • Silicon wafers
  • Quartz wafers
  • Pyrex wafers
Allowed material
  • Silicon oxide
  • Silicon (oxy)nitride
  • Photoresist
  • PMMA
  • Mylar
  • SU-8
  • Any metals
Only those above (under allowed substrates).
  • Silicon oxide
  • Silicon (oxy)nitride
  • Photoresist
  • PMMA
  • Mylar
  • SU-8
  • Metals
  • Silicon, silicon oxides, silicon nitrides
  • Metals from the +list
  • Metals from the -list
  • Alloys from the above list
  • Stainless steel
  • Glass
  • III-V materials
  • Resists
  • Polymers
  • Capton tape
  • Silicon oxide
  • Silicon (oxy)nitride
  • Photoresist
  • PMMA
  • Mylar
  • SU-8
  • Metals
  • III-V materials
  • Silicon wafers
  • Resists
Comment The system is used both for IBSD and IBE. Si deposition can only be performed when it is set up for IBSD. This process is not running really stable nowadays.