Specific Process Knowledge/Thermal Process/Annealing: Difference between revisions
Line 71: | Line 71: | ||
{|border="1" cellspacing="1" cellpadding=" | {|border="1" cellspacing="1" cellpadding="4" style="text-align:left;" | ||
|- | |- | ||
Line 83: | Line 83: | ||
! | ! | ||
[[Specific_Process_Knowledge/Thermal_Process/Furnace_Noble| Noble furnace]] | [[Specific_Process_Knowledge/Thermal_Process/Furnace_Noble| Noble furnace]] | ||
! | |||
[[Specific_Process_Knowledge/Thermal_Process/Jipelec_RTP| Jipelec RTP]] | |||
|- | |- | ||
Line 91: | Line 93: | ||
|Annealing of wafers from EVG-NIL, PECVD3 and wafers with aluminum. | |Annealing of wafers from EVG-NIL, PECVD3 and wafers with aluminum. | ||
|Annealing of almost materials on silicon wafer. | |Annealing of almost materials on silicon wafer. | ||
|Rapid thermal annealing | |||
|- | |- | ||
Line 104: | Line 107: | ||
*N<sub>2</sub> | *N<sub>2</sub> | ||
*Ar | *Ar | ||
| | |||
*N<sub>2</sub> | |||
*Vacuum is possible | |||
|- | |- | ||
Line 115: | Line 121: | ||
| | | | ||
*20 <sup>o</sup>C - 1000 <sup>o</sup>C | *20 <sup>o</sup>C - 1000 <sup>o</sup>C | ||
| | |||
*20 <sup>o</sup>C - 1000 <sup>o</sup>C | |||
*Ramp up to 300 C/min | |||
|- | |- | ||
Line 132: | Line 141: | ||
*1-25 50 mm wafers | *1-25 50 mm wafers | ||
*1-25 100 mm wafers, vertical and horizontal | *1-25 100 mm wafers, vertical and horizontal | ||
| | |||
*Small samples on carrier wafer | |||
*One 100 mm wafers on carrier wafer | |||
|- | |- | ||
Line 138: | Line 150: | ||
!'''Allowed materials''' | !'''Allowed materials''' | ||
| | | | ||
All processed wafers have to be RCA cleaned. | *All processed wafers have to be RCA cleaned. | ||
*Except for wafers from LPCVD furnaces and PECVD1. | |||
Except for wafers from LPCVD furnaces and PECVD1. | | | ||
*All processed wafers have to be RCA cleaned. | |||
*Except for wafers from EVG-NIL, PECVD3 and wafer for annealing of aluminum. | |||
| | |||
*Almost all materials, permission is need. | |||
| | | | ||
*III-V samples | |||
*Silicon wafer | |||
*Some metals | |||
|- | |- | ||
|} | |} | ||
<br clear="all" /> | <br clear="all" /> |
Revision as of 14:46, 19 March 2014
THIS PAGE IS UNDER CONSTRUCTION
Feedback to this page: click here
Annealing
At Danchip we have seven furnaces and an RTP for annealing: A1, A3, C1, C2, C3, C4, noble furnace and RTP. Annealing normally takes place in an N2 atmosphere. PECVD PBSG is annealed in an wet atmosphere which will also oxidize the silicon substrate.
- Anneal with N2 can be done in furnaces:A1,A3,C1,C2,C3,C4, noble furnace and RTP
- Wet anneal with H2O in a bubbler can be done in furnaces:C1 and C3.
Comparison of the seven annealing equipments
A1 Boron drive-in |
A3 Phosphorous drive-in |
C1 Anneal oxide |
C3 Anneal bond |
C4 Anneal aluminium |
Nobel furnace | RTP | |
General description | Drive-in of boron deposited in the boron pre-dep furnace(A2) or drive-in of ion implanted boron. Can also be used for oxidation. | Drive-in of phosphorous deposited in the phosphorous pre-dep furnace(A2) or drive-in of ion implanted phosphorous. Can also be used for oxidation. | Annealing and oxidation of wafers from the B-stack and PECVD1. At the moment also used for general annealing and oxidation of 6" wafers. | Annealing and oxidation of wafers from NIL. | Annealing of wafers with aluminium. | Annealing and oxidation of any material. | Rapid thermal annealing. |
---|---|---|---|---|---|---|---|
Annealing with N2 | x | x | x | x | x | x | x |
Wet annealing with bubler (water steam + N2) | . | . | x | x | . | . | . |
Process temperature [ oC ] | 800-1150 | 800-1150 | 800-1150 | 800-1150 | 800-1150 | 22-1000oC | 22-1000oC |
Batch size | max. 30 wafers of 4" or 2" | max. 30 4" wafers or 2" wafers | max. 30 wafers of 6",4" or 2" | max. 30 4" wafers or 2" wafers | max. 30 4" wafers or 2" wafers | 30x4" or small pieces | 1x4" or small pieces |
Which wafers are allowed to enter the furnace: | A1 Boron drive-in |
A3 Phosphorous drive-in |
C1 Anneal oxide |
C3 Anneal bond |
C4 Anneal aluminium |
Nobel | RTP |
New clean* Si wafers 4" (6" in C1) | . | . | . | x | x | x | x |
RCA clean** Si wafers with no history of Metals on | x | x | x | x | x | x | x |
From Predep furnace directly (e.g. incl. Predep HF**) | From A2 | From A4 | x | x | x | x | x |
Wafers directly from PECVD1 | . | . | x | x | x | x | x |
Wafers directly from NIL bonding | . | . | . | x | x | x | x |
Wafers with aluminium | . | . | . | . | x | x | . |
wafers with other metals | . | . | . | . | x | . | |
wafers with III-V materials | x |
*New clean: only right from the new clean box. It is not allowed to put them in another box first.
**These wafers must be placed in a "transport box from RCA to furnace" using the RCA carrier when doing RCA or the pre-dep carrier after pre-dep.
Comparison of the seven oxidation furnaces
General description | Annealing of 6" wafers. Annealing of wafers from the LPCVD furnaces and PECVD1. | Annealing of wafers from EVG-NIL, PECVD3 and wafers with aluminum. | Annealing of almost materials on silicon wafer. | Rapid thermal annealing |
---|---|---|---|---|
Annealing gas |
|
|
|
|
Process temperature |
|
|
|
|
Substrate and Batch size |
|
|
|
|
Allowed materials |
|
|
|
|