Specific Process Knowledge/Thermal Process/C3 Anneal-bond furnace: Difference between revisions
Line 60: | Line 60: | ||
*Silicon wafers with layers of silicon oxide or silicon (oxy)nitride (RCA cleaned) | *Silicon wafers with layers of silicon oxide or silicon (oxy)nitride (RCA cleaned) | ||
*Quartz wafers (RCA cleaned) | *Quartz wafers (RCA cleaned) | ||
*From bonding in EVG NIL directly (assuming they | *From bonding in EVG NIL directly (assuming they were clean and not contain any metal when entering EVG NIL) | ||
|- | |- | ||
|} | |} |
Revision as of 14:19, 9 January 2014
Feedback to this page: click here
Anneal-bond furnace (C3)
The Anneal-bond furnace (C3) is a Tempress horizontal furnace for oxidation and annealing of new and processed (bonded) silicon wafers.
This furnace is the third furnace tube in the furnace C-stack positioned in cleanroom 2.
In this furnace it is allowed oxidize and anneale wafers without doing a RCA clean first. Also bonded wafers comming directly from the EVG NIL (assuming they were clean and not contain any metal when entering EVG NIL). Check the cross contamination information in LabManager.
The user manual, technical information and contact information can be found in LabManager:
Process knowledge
Purpose |
|
Oxidation:
|
---|---|---|
Performance | Film thickness |
|
Process parameter range | Process Temperature |
|
Process pressure |
| |
Gas flows |
| |
Substrates | Batch size |
|
Substrate material allowed |
|