Jump to content

Specific Process Knowledge/Lithography/Aligners/Aligner: Maskless 01 processing: Difference between revisions

Taran (talk | contribs)
Jehem (talk | contribs)
No edit summary
 
(One intermediate revision by one other user not shown)
Line 1: Line 1:
{{:Specific Process Knowledge/Lithography/authors_generic}}
{{cc-nanolab}}


'''Feedback to this page''': '''[mailto:labadviser@nanolab.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.nanolab.dtu.dk/index.php?title=Specific_Process_Knowledge/Lithography/Aligners/Aligner:_Maskless_01_processing click here]'''
'''Feedback to this page''': '''[mailto:labadviser@nanolab.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.nanolab.dtu.dk/index.php?title=Specific_Process_Knowledge/Lithography/Aligners/Aligner:_Maskless_01_processing click here]'''
Line 137: Line 137:


When aligning on Aligner: Maskless 01, you should either:
When aligning on Aligner: Maskless 01, you should either:
* Use only 2 alignment marks and apply rotation correction
* Use only 2 alignment marks and apply rotation correction (for patterns printed on MLA1)
* Use 3+ alignment marks and apply all corrections (rotation, scaling and shearing)
* Use 3+ alignment marks and apply all corrections: rotation, scaling and shearing (for patterns printed on other tools)
<span style="color:red">If 3+ marks are used, but scaling and shearing is not applied, ''significant'' misalignment will be observed, even on chips. On a 4" wafer the shift in Y can be several hundred µm.</span>
<span style="color:red">If 3+ marks are used, but scaling and shearing is not applied, ''significant'' misalignment will be observed, even on chips. On a 4" wafer the shift in Y can be several hundred µm.</span>