Specific Process Knowledge/Etch/III-V RIE: Difference between revisions

From LabAdviser
← Older edit
VisualWikitext
Bghe (talk | contribs)
DCH-Employees-701, NLAB-Employees-701, NLAB-LabmanagerAllUsers, Bureaucrats, Administrators
7,018 edits
Bghe (talk | contribs)
DCH-Employees-701, NLAB-Employees-701, NLAB-LabmanagerAllUsers, Bureaucrats, Administrators
7,018 edits
 
(7 intermediate revisions by 3 users not shown)
Line 1: Line 1:
'''Feedback to this page''': '''[mailto:labadviser@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php?title=Specific_Process_Knowledge/Etch/III-V_RIE click here]'''
'''Feedback to this page''': '''[mailto:labadviser@nanolab.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.nanolab.dtu.dk/index.php?title=Specific_Process_Knowledge/Etch/III-V_RIE click here]'''<br>
   
   
'''''Unless otherwise stated, this page is written by DTU Nanolab internal'''''
==III-V RIE Plassys==
==III-V RIE Plassys==


Line 7: Line 9:


== General information ==
== General information ==
[[Image:III-V RIE Plassys.jpg|right|250px|thumb| III-V RIE is positioned in room A-1]]
[[Image:III-V RIE Plassys.jpg|right|250px|thumb| III-V RIE is located in room A-1]]


Dry etching of III-V compound semiconductors is performed with a conventional Reactive Ion Etch (RIE) located in cleanroom 1. The III-V RIE is a Plassys model MG300. Find the company website her: [http://www.plassys.com/ Plassys].
Dry etching of III-V compound semiconductors is performed with a conventional Reactive Ion Etch (RIE) located in cleanroom A-1. The III-V RIE is a Plassys model MG300. Find the company website her: [http://www.plassys.com/ Plassys].


The system is equipped with a laser interferometer to monitor etch-rate and -depth.
The system is equipped with a laser interferometer to monitor etch-rate and -depth.
Line 18: Line 20:




The diameter of the quartz plate is 20 cm, ie up to 2 4" wafers, 3 3" wafers or 4 2" wafers can be processed simultaneously. The area, A, of the quartz plate is 314 cm<sup>2</sup>.
The diameter of the quartz plate is 20 cm with a recess for 4" wafers, ie up to one 4" wafer, one 3" wafer or one 2" wafer or several smaller samples can be processed simultaneously. To strike a plasma, the applied power should be 50 W or more; if a process needs a lower power during etch it is necessary to initially strike the plasma with eg 50 W (higher powers are needed for lower gas pressures) for 5-10 sec where after the power can be lowered to the desired value.
 
The intensity of the plasma is the ratio of power applied to the plasma, P, to the area, A, of the quartz plate. A power of 1000 W thus gives a plasma intensity of 0.32 W/cm<sup>2</sup>. To strike a plasma, the applied power should be 50 W or more; if a process needs a lower power during etch it is necessary to initially strike the plasma with eg 50 W (higher powers are needed for lower gas pressures) for 5-10 sec whereafter the power can be lowered to the desired value.


The chamber should be cleaned after '''all''' usage of the machine; read more under [[/III_V_RIE_ETCHES#Chamber Cleaning|Chamber Cleaning]].
The chamber should be cleaned after '''all''' usage of the machine; read more under [[/III_V_RIE_ETCHES#Chamber Cleaning|Chamber Cleaning]].
Line 42: Line 42:
|style="background:WhiteSmoke; color:black"|
|style="background:WhiteSmoke; color:black"|
*SiO<sub>2</sub>
*SiO<sub>2</sub>
*Si<sub>3</sub>Ni<sub>4</sub>
*Si<sub>3</sub>N<sub>4</sub>
*BCB
*BCB
*Resist
*Resist
Line 52: Line 52:
|style="background:WhiteSmoke; color:black"|
|style="background:WhiteSmoke; color:black"|
*SiO<sub>2</sub>: ~1-30 nm/min
*SiO<sub>2</sub>: ~1-30 nm/min
*Si<sub>3</sub>Ni<sub>4</sub>: ~17-38 nm/min
*Si<sub>3</sub>N<sub>4</sub>: ~17-38 nm/min
*BCB: ~70-880 nm/min (needs testing)
*BCB: ~70-880 nm/min (needs testing)
*Resist: ~30-98 nm/min (AZ5206 and ZEP520A), ~70-815 nm/min (AZ5214)
*Resist: ~30-98 nm/min (AZ5206 and ZEP520A), ~70-815 nm/min (AZ5214)
Line 80: Line 80:
*20 cm
*20 cm
|-
|-
| style="background:LightGrey; color:black"|Substrate material allowed
| style="background:LightGrey; color:black"|Material allowed
|style="background:WhiteSmoke; color:black"|
|style="background:WhiteSmoke; color:black"|
* III-V compound semiconductors
* III-V compound semiconductors
|-
* Silicon based materials
| style="background:LightGrey; color:black"|Possible masking material
* Photoresist/e-beam resist
|style="background:WhiteSmoke; color:black"|
* BCB
*Photoresist/e-beam resist
* For other materials, please ask
*Titanium
|-  
|-  
|}
|}

Latest revision as of 16:10, 22 March 2023

Feedback to this page: click here

Unless otherwise stated, this page is written by DTU Nanolab internal

III-V RIE Plassys

Name: MG300 RIE
Vendor: Plassys

General information

III-V RIE is located in room A-1

Dry etching of III-V compound semiconductors is performed with a conventional Reactive Ion Etch (RIE) located in cleanroom A-1. The III-V RIE is a Plassys model MG300. Find the company website her: Plassys.

The system is equipped with a laser interferometer to monitor etch-rate and -depth.

The user manuals, user APVs, technical information and contact information can be found in LabManager:

III-V RIE (Plassys)


The diameter of the quartz plate is 20 cm with a recess for 4" wafers, ie up to one 4" wafer, one 3" wafer or one 2" wafer or several smaller samples can be processed simultaneously. To strike a plasma, the applied power should be 50 W or more; if a process needs a lower power during etch it is necessary to initially strike the plasma with eg 50 W (higher powers are needed for lower gas pressures) for 5-10 sec where after the power can be lowered to the desired value.

The chamber should be cleaned after all usage of the machine; read more under Chamber Cleaning.

Process information

Overview of the performance of the RIE´s and some process-related parameters

Purpose Dry etch of
  • SiO2
  • Si3N4
  • BCB
  • Resist
  • InP
  • InGaAs
Performance (see specific recipes) Etch rates
  • SiO2: ~1-30 nm/min
  • Si3N4: ~17-38 nm/min
  • BCB: ~70-880 nm/min (needs testing)
  • Resist: ~30-98 nm/min (AZ5206 and ZEP520A), ~70-815 nm/min (AZ5214)
  • InP: ~29 nm/min
  • GaAs: ~9 nm/min
Anisotropy
  • Can vary from isotropic to anisotropic with vertical sidewalls and on to a physical etch were the sidewalls are angled but without etching under the mask.
Process parameters Plasma pressure
  • down to 10 mTorr
Maximum Gas flows
  • O2: 50 sccm
  • CHF3: 17.5 sccm
  • CH4: 10 sccm
  • H2: 50 sccm
  • Ar: 20 sccm
Substrates diameter of quartz plate
  • 20 cm
Material allowed
  • III-V compound semiconductors
  • Silicon based materials
  • Photoresist/e-beam resist
  • BCB
  • For other materials, please ask
Retrieved from "https://labadviser.nanolab.dtu.dk//index.php?title=Specific_Process_Knowledge/Etch/III-V_RIE&oldid=45291"