Specific Process Knowledge/Thin film deposition/Furnace LPCVD PolySilicon/Boron doped poly-Si and a-Si: Difference between revisions
Appearance
mNo edit summary |
|||
| (4 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
{{cc-nanolab}} | |||
'''Feedback to this page''': '''[mailto:labadviser@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Thin_film_deposition/Furnace_LPCVD_PolySilicon/Boron_doped_poly-Si_and_a-Si click here]''' | '''Feedback to this page''': '''[mailto:labadviser@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Thin_film_deposition/Furnace_LPCVD_PolySilicon/Boron_doped_poly-Si_and_a-Si click here]''' | ||
==Boron-doped amorphous silicon by using 4" LPCVD polysilicon furnace (B4) == | ==Boron-doped amorphous silicon by using 4" LPCVD polysilicon furnace (B4) == | ||
''Result from Thomas Pedersen, | ''Result from Thomas Pedersen, DTU Nanotech (now DTU Nanolab), September 2015'' | ||
====Process parameters==== | ====Process parameters==== | ||
| Line 53: | Line 56: | ||
'''Test wafer position:''' Center of the boat | '''Test wafer position:''' Center of the boat | ||
A better uniformity of the resistivity across the wafer was achieved by subsequently annealing in N<sub>2</sub>, the annealing was done in Anneal Oxide Furnace (C1). | A better uniformity of the resistivity across the wafer was achieved by subsequently annealing in N<sub>2</sub>, the annealing was done in Anneal Oxide Furnace (C1). The measured film thickness was 370 nm and the sheet resistance was measured to 200 Ω/sq +/- 15 Ω/sq. | ||