Specific Process Knowledge/Etch/ICP Metal Etcher/Chromium: Difference between revisions
| (One intermediate revision by the same user not shown) | |||
| Line 6: | Line 6: | ||
2" Si wafer with Cr laying in a 6" Si wafer with a 4" recess. The area outside the recess was covered by AZ resist. | 2" Si wafer with Cr laying in a 6" Si wafer with a 4" recess. The area outside the recess was covered by AZ resist. | ||
The work was carried out by Erol Zekovic @Nanotech and BGHE@nanolab | The work was carried out by Erol Zekovic @Nanotech and BGHE@nanolab | ||
* [[/End point|Cr etch - when to stop using end point detecting]] | |||
{| border="2" cellpadding="2" cellspacing="1" style="text-align:center;" | {| border="2" cellpadding="2" cellspacing="1" style="text-align:center;" | ||
|+ '''Cr etch''' | |+ '''Cr etch''' | ||
| Line 43: | Line 45: | ||
|} | |} | ||
<gallery caption="Etching lines in 100nm Cr with the Cr etch for 3:30 min with 500 nm DUV resist on a 22mmx22mm piece ''BGHE@Nanolab | <gallery caption="Etching lines in 100nm Cr with the Cr etch for 3:30 min with 500 nm DUV resist on a 22mmx22mm piece ''BGHE@Nanolab Jan 2023''" perrow="5" widths="400px" heights="300px"> | ||
File:s040321_02.jpg | File:s040321_02.jpg | ||
File:s040321_05.jpg | File:s040321_05.jpg | ||