Specific Process Knowledge/Thermal Process/C3 Anneal-bond furnace: Difference between revisions
Line 19: | Line 19: | ||
|style="background:WhiteSmoke; color:black"|Oxidation: | |style="background:WhiteSmoke; color:black"|Oxidation: | ||
*Dry | *Dry | ||
*Wet: with bubbler (water steam + N< | *Wet: with bubbler (water steam + N<sub>2</sub>) | ||
|- | |- | ||
!style="background:silver; color:black" align="left"|Performance | !style="background:silver; color:black" align="left"|Performance | ||
Line 38: | Line 38: | ||
|style="background:LightGrey; color:black"|Gas flows | |style="background:LightGrey; color:black"|Gas flows | ||
|style="background:WhiteSmoke; color:black"| | |style="background:WhiteSmoke; color:black"| | ||
*N< | *N<sub>2</sub>:? sccm | ||
|- | |- | ||
!style="background:silver; color:black" align="left" valign="top" rowspan="2"|Substrates | !style="background:silver; color:black" align="left" valign="top" rowspan="2"|Substrates |
Revision as of 19:06, 12 October 2012
C3 Furnace Anneal Bond
C3 Furnace Anneal Bond is a Tempress horizontal furnace for oxidation and annealing of silicon wafers.
This furnace is the second furnace tube in the furnace C-stack positioned in cleanroom 2. The furnaces are the cleanest process chambers in the cleanroom. In this furnace it is allowed to enter wafers that comes directly from bonding in EVG NIL (assuming they were very clean when entering EVG NIL). Check the cross contamination chart. If you are in doubt, please ask one from the furnace team.
Process knowledge
Purpose | Oxidation and annealing | Oxidation:
|
---|---|---|
Performance | Film thickness |
|
Process parameter range | Process Temperature |
|
Process pressure |
| |
Gas flows |
| |
Substrates | Batch size |
|
Substrate material allowed |
|