Specific Process Knowledge/Back-end processing: Difference between revisions

From LabAdviser
Jump to navigation Jump to search
No edit summary
Line 57: Line 57:
|-valign="top"
|-valign="top"
|style="background: LightGray"|
|style="background: LightGray"|
*[[/Borofloat cutting and milling|Borofloat glass (Pyrex)]]
*[[/Borofloat back-end process|Borofloat glass (Pyrex)]]
*[[/Quartz cutting and milling|Fused silica (quartz)]]
*[[/Quartz back-end process|Fused silica (quartz)]]
|style="background: #DCDCDC"|
|style="background: #DCDCDC"|
*[[/Silicon cutting and milling|Silicon]]
*[[/Silicon back-end process|Silicon]]
*[[/III-V lapping|III-V]]
*[[/III-V lapping|III-V]]
|style="background: LightGray"|
|style="background: LightGray"|
*[[/Aluminium cutting and milling|Aluminium]]
*[[/Aluminium back-end process|Aluminium]]
*[[/Nickel cutting and milling|Nickel]]
*[[/Nickel back-end process|Nickel]]
*[[/Steel cutting and milling|Steel]]
*[[/Steel back-end process|Steel]]
|style="background: LightGray"|
|style="background: LightGray"|
*[[/PMMA cutting and milling|PMMA]]
*[[/PMMA back-end process|PMMA]]
*[[/TOPAS cutting and milling|TOPAS]]
*[[/TOPAS back-end process|TOPAS]]
*[[/Polystyrene cutting and milling|Polystyrene]]
*[[/Polystyrene back-end process|Polystyrene]]
*[[/Polycarbonate cutting and milling|Polycarbonate]]
*[[/Polycarbonate back-end process|Polycarbonate]]
|-
|-
|}
|}

Revision as of 16:25, 6 December 2013

Feedback to this page: click here

Back-end Processing are typical processes used to finish up your wafer/chip. This includes thinning and cutting out the wafer in chips that can be put on a carrier, a board or in a package, attaching the chip to the carrier and connecting it with wires to get electrical access to it.

These processes are usually carried out outside the clean room.

Choose an equipment

Choose processing method

Lapping/polishing Cutting Milling Die bonding Wire bonding

Choose material to be processed

Dielectrica Semiconductors Metals Polymers