Specific Process Knowledge/Etch/DRIE-Pegasus

The DRIE Pegasus at Danchip

The SPTS Pegasus in the Danchip cleanroom

The Bosch process

The DRIE Pegasus is a state-of-art silicon dry etcher that offers outstanding performance in terms of etch rate, uniformity etc. It uses the so-called Bosch process to achieve excellent control of the etched features. Click here for more fundamental information of the system.

User manuals etc.

The user manual, quality control procedure and the results may all be found on the DRIE-Pegasus LabManager page.

Process information

Process notation

Describing a process recipe on the Pegasus may sometimes be difficult because of the great flexibility of the instrument. A compact and precise notation is therefore required for the recipes. Click here to find a short description of the official SPTS notation.

Standard recipes

• Process A (Large trench): 80 µm wide trench etched down to a depth of 150 µm

• Process B (Via etch): 30 µm diameter via etched down to a depth of 100 µm

• Process C (Nano etch): 50-300 nm posts

• Process D (Micro stamp):

• SOI etch

Other etch processes

• Nanoetch

• Etches that produce positively sloped sidewalls for imprinting purposes

• Maskless reduction of wafer thicknesses

• Very deep etching

Equipment performance and process related parameters

Equipment		DRIE-Pegasus
Purpose	Dry etch of	Silicon Barc
Performance	Etch rates	Standard processes A and B up to 15 µm/min depending on etch load and feature size Other processes: Any number from 200 nm/min to 10 µm/min
	Uniformity	For standard processes better than 3 % across a 150 mm wafer.
Process parameter range	RF powers	Coil Power 5 kW Platen power 300/500 W (HF/LF)
	Gas flows	SF6: 0 to 1200 sccm O2: 0 to 200 sccm C4F8: 0 to 400 sccm Ar: 0 to 283 sccm
	Pressure and temperature	Pressure range 4 to 250 mTorr Temperature range -20 to 30 degrees C
	Process options	Bosch processes with etch and dep cycles possibly split into three individually controllable parts Parameter ramping during process steps SOI option to reduce notching at buried
Substrates	Batch size	# small samples # 50 mm wafers # 100 mm wafers # 150 mm wafers
	Allowed materials	Allowed material 1 Allowed material 2

Additional information

Material from SPTS

• Hardware and process applications

• Miscellaneous information