Specific Process Knowledge/Etch/Etching of Silicon Oxide/SiO2 etch using ASE

From LabAdviser

< Specific Process Knowledge‎ | Etch‎ | Etching of Silicon Oxide

Revision as of 11:55, 5 April 2018 by Bghe (talk | contribs) (→‎THIS PAGE IS UNDER CONSTRUCTION200px)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Jump to navigation Jump to search

Feedback to this page: click here

THIS PAGE IS UNDER CONSTRUCTION

Development work: SiO2 etch with resist mask, sample on carrier (Si carrier)

see here Media:ASE SiO2 etch on carrier ICP C4F8 H2 no He rev02.pdf. Zoom in on the images to see them better (Ctrl + "+")

Please ask Berit Herstrøm for help with SiO2 etching.

Retrieved from "https://labadviser.nanolab.dtu.dk//index.php?title=Specific_Process_Knowledge/Etch/Etching_of_Silicon_Oxide/SiO2_etch_using_ASE&oldid=28224"