Specific Process Knowledge/Etch/Etching of Silicon/Si etch using RIE1 or RIE2/Specific Process Knowledge/Etch/Etching of Silicon/Si etch using RIE1 or RIE2/RIE1 Travka results: Difference between revisions

From LabAdviser
Bghe (talk | contribs)
No edit summary
 
(21 intermediate revisions by 4 users not shown)
Line 1: Line 1:
=<span style="background:#FF2800">THIS PAGE IS UNDER CONSTRUCTION</span>[[image:Under_construction.png|200px]]=
=<span style="color:#FF0000"> RIE1 HAS BEEN DECOMMISSIONED </span>=
{{CC-bghe1}}


=== RIE1 Travka results - Etch rate and profile as function of etch load===
=== RIE1 Travka results - Silicon etch rate and profile as function of etch load ===


Seven silicon wafers have been etched in RIE1 using the "OH_polyA" recipe.
<b>Purpose</b>


All wafers have the same resist pattern ("Travka" masks), but the etch load is differs from wafer to wafer. For more information about the "Travka" masks see xxx.
The purpose of the RIE1 Travka experiments is to measure the silicon etch rate and profile as a function of the etch load, i.e. of the percentage of the wafer that is etched.  


After the etching the wafers have been cleaved, and trechnes with different mask widths have been inspected with SEM in order to measure resist etch rate, the Si etch depth, the under etch and the trench width. From the Si etch depth the Si etch rate has been calculated.
<b>Experiment</b>


The resist thickness has been measured on the Filmtek before and after the RIE etching, and thus the resist etch rate is calculted.  
Seven silicon wafers have been etched in RIE1 using the "OH_polyA" recipe. The wafers have been etched in June 2012.


The results of the RIE etching, including SEM images of the etching profiles, are show below.
All wafers have the same resist pattern ("Travka" masks), but the etch load differs from wafer to wafer. A description of the process flow is show in the table below. For more information about the Travka mask set see [[Specific_Process_Knowledge/Photolithography/masks/travka|Travka masks]].
 
The wafers have been etched June 2012.
<b>Measurements </b>
 
After the etching the wafers have been cleaved, and trechnes with different mask widths have been inspected with SEM in order to measure resist etch rate, the Si etch depth, the underetch and the trench width. From the Si etch depth the Si etch rate has been calculated.  
 
The resist thickness has been measured on the Filmtek before and after the RIE etching, and thus the resist etch rate is calculted.


==Process flow and parameters==
==Process flow and parameters==


{| border="2" cellspacing="0" cellpadding="10"  
{| border="2" cellspacing="0" cellpadding="3"  
|-
|-
!style="background:silver; color:black" align="left" valign="top" rowspan="2"|Photolithography
!style="background:silver; color:black" align="left" rowspan="2"|Photolithography
|style="background:LightGrey; color:black"|Resist thickness
|style="background:LightGrey; color:black"|Resist thickness
|style="background:WhiteSmoke; color:black"|
|style="background:WhiteSmoke; color:black"|
Line 34: Line 39:
*"Travka80", etch load 80%
*"Travka80", etch load 80%
|-
|-
!style="background:silver; color:black" align="left" valign="top" rowspan="1"|Measure resist thickness  
!style="background:silver; color:black" align="left" rowspan="1"|Measure resist thickness  
|style="background:LightGrey; color:black"|Filmtek parameters
|style="background:LightGrey; color:black"|Filmtek parameters
|style="background:WhiteSmoke; color:black"|
|style="background:WhiteSmoke; color:black"|
Line 40: Line 45:
*Points: (x,y) = (10,10);(-10,-10)
*Points: (x,y) = (10,10);(-10,-10)
|-
|-
!style="background:silver; color:black" align="left" valign="top" rowspan="2"|RIE preconditioning
!style="background:silver; color:black" align="left" rowspan="2"|RIE preconditioning
|style="background:LightGrey; color:black"|Before preconditioning
|style="background:LightGrey; color:black"|Before preconditioning
|style="background:WhiteSmoke; color:black"|
|style="background:WhiteSmoke; color:black"|
Line 51: Line 56:
*Time: 8 minutes
*Time: 8 minutes
|-
|-
!style="background:silver; color:black" align="left" valign="top" rowspan="3"|RIE etching
!style="background:silver; color:black" align="left" rowspan="3"|RIE etching
|style="background:LightGrey; color:black"|Before etching
|style="background:LightGrey; color:black"|Before etching
|style="background:WhiteSmoke; color:black"|
|style="background:WhiteSmoke; color:black"|
*Move native oxide in BHF
*Remove native oxide in BHF
|-
|-
|style="background:LightGrey; color:black"|RIE1 etching parameters
|style="background:LightGrey; color:black"|RIE1 etching parameters
|style="background:WhiteSmoke; color:black"|
|style="background:WhiteSmoke; color:black"|
*Recipe: Recipe: "RIETrav2 (same settings as the "OH_polyA" recipe)
*Recipe: "RIETrav" (same settings as the "OH_polyA" recipe)
*Time: 8 minutes
*Time: 8 minutes
|-
|-
Line 65: Line 70:
*Etch all wafers the same day
*Etch all wafers the same day
|-
|-
!style="background:silver; color:black" align="left" valign="top" rowspan="1"|Measure resist thickness  
!style="background:silver; color:black" align="left" rowspan="1"|Measure resist thickness  
|style="background:LightGrey; color:black"|Filmtek parameters
|style="background:LightGrey; color:black"|Filmtek parameters
|style="background:WhiteSmoke; color:black"|
|style="background:WhiteSmoke; color:black"|
Line 71: Line 76:
*Points: (x,y) = (10,10);(-10,-10)
*Points: (x,y) = (10,10);(-10,-10)
|-
|-
!style="background:silver; color:black" align="left" valign="top" rowspan="3"|SEM characterization
!style="background:silver; color:black" align="left" rowspan="3"|SEM characterization
|style="background:LightGrey; color:black"|Note
|style="background:LightGrey; color:black"|Note
|style="background:WhiteSmoke; color:black"|
|style="background:WhiteSmoke; color:black"|
Line 92: Line 97:
|-
|-
|}
|}


==Results==
==Results==
 
'''''This work was done by Pernille V. Larsen, DTU Nanolab''''' <br>  
Silicon etch rate as function
[[media:RIE1 Travka.xlsx|RIE1 Travka results]]
 
<gallery 
caption="Result of InP etching. David Larsson, DTU Photonics, 2011" widths="300px" heights="200px" perrow="3">
image:InP_Etch_1.jpg|
image:InP_Etch_1 1.jpg|
</gallery>
 
 
 




A table with the etching result can be found here:
A table with the etching result can be found here:
xxx


{| border="2" cellpadding="2" cellspacing="1" style="text-align:center;"
{| border="2" cellpadding="2" cellspacing="1" style="text-align:center;"

Latest revision as of 15:24, 6 February 2023

RIE1 HAS BEEN DECOMMISSIONED

This page is written by Berit Herstrøm @ DTU Nanolab (BGHE) if nothing else is stated

RIE1 Travka results - Silicon etch rate and profile as function of etch load

Purpose

The purpose of the RIE1 Travka experiments is to measure the silicon etch rate and profile as a function of the etch load, i.e. of the percentage of the wafer that is etched.

Experiment

Seven silicon wafers have been etched in RIE1 using the "OH_polyA" recipe. The wafers have been etched in June 2012.

All wafers have the same resist pattern ("Travka" masks), but the etch load differs from wafer to wafer. A description of the process flow is show in the table below. For more information about the Travka mask set see Travka masks.

Measurements

After the etching the wafers have been cleaved, and trechnes with different mask widths have been inspected with SEM in order to measure resist etch rate, the Si etch depth, the underetch and the trench width. From the Si etch depth the Si etch rate has been calculated.

The resist thickness has been measured on the Filmtek before and after the RIE etching, and thus the resist etch rate is calculted.

Process flow and parameters

Photolithography Resist thickness
  • 1.5 µm
Resist masks and etch loads
  • "Travka5", etch load 5%
  • "Travka10", etch load 10%
  • "Travka20", etch load 20%
  • "Travka35", etch load 35%
  • "Travka50", etch load 50%
  • "Travka65", etch load 65%
  • "Travka80", etch load 80%
Measure resist thickness Filmtek parameters
  • Recipe: "RIE_Travka_2points"
  • Points: (x,y) = (10,10);(-10,-10)
RIE preconditioning Before preconditioning
  • Check that the "Clean20" recipe has been run
RIE1 preconditioning parameters
  • Wafer: dummy wafer
  • Recipe: "RIETrav" (same settings as the "OH_polyA" recipe)
  • Time: 8 minutes
RIE etching Before etching
  • Remove native oxide in BHF
RIE1 etching parameters
  • Recipe: "RIETrav" (same settings as the "OH_polyA" recipe)
  • Time: 8 minutes
Note
  • Etch all wafers the same day
Measure resist thickness Filmtek parameters
  • Recipe: "RIE_Travka_2points"
  • Points: (x,y) = (10,10);(-10,-10)
SEM characterization Note
  • Cleave wafers at ARDE lines (lower right corner towards the flat)
Mask trench widths to be measured
  • 2 µm
  • 4 µm
  • 10 µm
  • 50 µm
  • 200 µm
Measurements
  • Trench width
  • Si etch depth
  • Si etch angle
  • Underetch

Results

This work was done by Pernille V. Larsen, DTU Nanolab
RIE1 Travka results


A table with the etching result can be found here:

Mask Resist etch rate [nm/min] Silicon etch rate [µm/min] Trench width [µm] Under etch [µm] Silicon etch angle [oC]
2 µm 4 µm 10 µm 50 µm 200 µm 2 µm 4 µm 10 µm 50 µm 200 µm 2 µm 4 µm 10 µm 50 µm 200 µm 2 µm 4 µm 10 µm 50 µm 200 µm
Travka5 67.31 0.6 0.63 0.63 0.62 0.61 2.60 4,91 10.96 51.00 201.90
Travka10 63.94 0.57 0.59 0.59 0.58 0.61 2.32 4.60
Travka20 63.13 0.63 0.63 0.64 0.64 0.59
Travka35 59.63 0.57 0.60 0.61 0.61 0.55
Travka50 57.13 0.47 0.5 0.51 0.51 0.49
Travka65 57.88 0.41 0.41 0.42 0.42 0.43
Travka80 57.56 0.37 0.36 0.37 0.37 0.38
Common Temperature 20 degs, HBC 10 torr, Short funnel, with baffle & 5mm spacers