Specific Process Knowledge/Etch/Etching of Silicon Oxide/SiO2 etch using AOE/Standard recipe with resist mask/SiO2 etch with DUV mask: Difference between revisions
< Specific Process Knowledge | Etch | Etching of Silicon Oxide | SiO2 etch using AOE | Standard recipe with resist mask
Jump to navigation
Jump to search
(Created page with "'''Feedback to this page''': '''[mailto:labadviser@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Etc...") |
No edit summary |
||
| Line 1: | Line 1: | ||
'''Feedback to this page''': '''[mailto:labadviser@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Etch/Etching_of_Silicon_Oxide/SiO2_etch_using_AOE/SiO2_etch_with_DUV_mask click here]''' | '''Feedback to this page''': '''[mailto:labadviser@danchip.dtu.dk?Subject=Feed%20back%20from%20page%20http://labadviser.danchip.dtu.dk/index.php/Specific_Process_Knowledge/Etch/Etching_of_Silicon_Oxide/SiO2_etch_using_AOE/Standard_recipe_with_resist_mask/SiO2_etch_with_DUV_mask click here]''' | ||
Revision as of 08:48, 25 November 2015
Feedback to this page: click here
- Etch of Thermal silicon oxide with DUV KRF resist as mask. Made by BGHE February 2015
Profile of SiO2 lines etched for 5min with SiO2_res in the AOE
Profile of SiO2 lines etched for 5min with SiO2_res in the AOE, vertical sidewalls, 1µm pitch
Profile of SiO2 lines etched for 5min with SiO2_res in the AOE, vertical sidewalls, 4µm pitch
Bird view of 1µm pitch SiO2 lines, some roughness is seem
Profile of SiO2 lines etched for 5min with SiO2_res in the AOE, all resist is gone and it has been etched a little down in the Si.
Profile of SiO2 lines etched for 5min with SiO2_res in the AOE, all resist is gone and it has been etched a little down in the Si.
