Specific Process Knowledge/Etch/ASE (Advanced Silicon Etch): Difference between revisions

From LabAdviser
Jump to navigation Jump to search
Line 25: Line 25:
|-
|-
|style="background:silver; color:black" |.||style="background:LightGrey; color:black"|Anisotropy||style="background:WhiteSmoke; color:black"|
|style="background:silver; color:black" |.||style="background:LightGrey; color:black"|Anisotropy||style="background:WhiteSmoke; color:black"|
*Can vary from isotropic to anisotropic with vertical sidewalls and on to a physical etch were the sidewalls are angled but without etching under the mask.
*Good
 
|-
|-
!style="background:silver; color:black" align="left"|Process parameter range
!style="background:silver; color:black" align="left"|Process parameter range

Revision as of 12:07, 20 December 2007

The ASE

The ICP-DRIE tool at Danchip: STS ASE - positioned in cleanroom2

The ICP-DRIE (Inductively Coupled Plasma - Deep Reactive Ion Etcher) tool at Danchip is manufactured by STS and is called the ASE (Advanced Silicon Etcher). The main purpose of the ASE is etching of silicon using Bosch process.

The Bosch process: Etching of silicon

The Bosch process uses alternation between an etch cycle and a passivation cycle. Introducing a passivation step in an etch process is very beneficial for the control of the angle of the sidewalls in the etch process because it allows us to cover them with a protective layer that suppresses the isotropic etching. Combined with the high plasma density in the ICP chamber, the excellent sidewall control enables us to etch high aspect ratio structures in silicon with very high etch rates.

In the case of the silicon etching on the ASE, an etch phase with SF6 and O2 alternates with a passivation phase with C4F8.


A rough overview of the performance of the RIE´s and some process related parameters

Purpose Dry etch of
  • Silicon
Performance Etch rates
  • Silicon: ~4-6 µm/min (depending on features size and etch load)
. Anisotropy
  • Good
Process parameter range Process pressure
  • ~0.1-95 mTorr
. Gas flows
  • SF: 0-600 sccm
  • O: 0-100 sccm
  • CF: 0-300 sccm
  • Ar: 0-100 sccm
Substrates Batch size
  • 1 6" wafer per run
  • 1 4" wafer per run
  • 1 2" wafer per run
  • Or several smaller pieces on a carrier wafer
. Substrate material allowed
  • Silicon wafers
    • with layers of silicon oxide or silicon (oxy)nitride
  • Quartz wafers
. Possible masking material
  • Photoresist/e-beam resist
  • PolySilicon
  • Silicon oxide or silicon (oxy)nitride
  • Aluminium