Specific Process Knowledge/Etch/Etching of Silicon Oxide/SiO2 etch using AOE/Standard recipe with resist mask/SiO2 etch with DUV mask
< Specific Process Knowledge | Etch | Etching of Silicon Oxide | SiO2 etch using AOE | Standard recipe with resist mask
Jump to navigation
Jump to search
Feedback to this page: click here
This page is written by Berit Herstrøm @ DTU Nanolab (BGHE) if nothing else is stated
- Etch of Thermal silicon oxide with DUV KRF resist as mask. Made by BGHE@Nanolab February 2015
Profile of SiO2 lines etched for 5min with SiO2_res in the AOE
Profile of SiO2 lines etched for 5min with SiO2_res in the AOE, vertical sidewalls, 1µm pitch
Profile of SiO2 lines etched for 5min with SiO2_res in the AOE, vertical sidewalls, 4µm pitch
Bird view of 1µm pitch SiO2 lines, some roughness is seem.
Profile of SiO2 lines etched for 5min with SiO2_res in the AOE, all resist is gone and it has been etched a little down in the Si.
Profile of SiO2 lines etched for 5min with SiO2_res in the AOE, all resist is gone and it has been etched a little down in the Si.
